| /linux-master/drivers/gpu/drm/amd/amdgpu/ |
| H A D | dimgrey_cavefish_reg_init.c | 37 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i]));
|
| H A D | aldebaran_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i]));
|
| H A D | arct_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i]));
|
| H A D | vega10_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i]));
|
| H A D | vega20_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i]));
|
| /linux-master/drivers/gpu/drm/amd/include/ |
| H A D | cyan_skillfish_ip_offset.h | 79 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | navi10_ip_offset.h | 79 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0, 0, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | vega20_ip_offset.h | 79 static const struct IP_BASE MMHUB_BASE = { { { { 0x0001A000, 0, 0, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | yellow_carp_offset.h | 103 static const struct IP_BASE MMHUB_BASE = { { { { 0x00013200, 0x0001A000, 0x02408800, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | renoir_ip_offset.h | 142 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0x02408800, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | vega10_ip_offset.h | 146 static const struct IP_BASE __maybe_unused MMHUB_BASE = { { { { 0x0001A000, 0, 0, 0, 0 } }, variable in typeref:struct:__maybe_unused
|
| H A D | sienna_cichlid_ip_offset.h | 107 static const struct IP_BASE MMHUB_BASE = { { { { 0x0001A000, 0x02408800, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | beige_goby_ip_offset.h | 115 static const struct IP_BASE MMHUB_BASE = { { { { 0x0001A000, 0x02408800, 0, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | navi12_ip_offset.h | 107 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0x02408800, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | navi14_ip_offset.h | 107 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0x02408800, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | dimgrey_cavefish_ip_offset.h | 100 static const struct IP_BASE MMHUB_BASE = { { { { 0x0001A000, 0x02408800, 0, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | aldebaran_ip_offset.h | 126 static const struct IP_BASE MMHUB_BASE = { { { { 0x0001A000, 0x02408800, 0, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | vangogh_ip_offset.h | 128 static const struct IP_BASE MMHUB_BASE = { { { { 0x00013200, 0x0001A000, 0x02408800, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| H A D | arct_ip_offset.h | 85 static const struct IP_BASE MMHUB_BASE ={ { { { 0x00012440, 0x0001A000, 0x00408800, 0, 0, 0 } }, variable in typeref:struct:IP_BASE
|
| /linux-master/drivers/gpu/drm/amd/display/dc/resource/dce120/ |
| H A D | dce120_resource.c | 148 #define MMHUB_BASE(seg) \ macro
152 .reg_name = MMHUB_BASE(mm ## reg_name ## _BASE_IDX) + \
|
| /linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn201/ |
| H A D | dcn201_resource.c | 293 #define MMHUB_BASE(seg) \ macro
297 .reg_name = MMHUB_BASE(mmMM ## reg_name ## _BASE_IDX) + \
|
| /linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn10/ |
| H A D | dcn10_resource.c | 147 #define MMHUB_BASE(seg) \ macro
151 .reg_name = MMHUB_BASE(mm ## reg_name ## _BASE_IDX) + \
|
| /linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn21/ |
| H A D | dcn21_resource.c | 140 #define MMHUB_BASE(seg) \ macro
144 .reg_name = MMHUB_BASE(mmMM ## reg_name ## _BASE_IDX) + \
|
| /linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn314/ |
| H A D | dcn314_resource.c | 199 #define MMHUB_BASE(seg) \ macro
203 .reg_name = MMHUB_BASE(reg ## reg_name ## _BASE_IDX) + \
|
| /linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn301/ |
| H A D | dcn301_resource.c | 175 #define MMHUB_BASE(seg) \ macro
179 .reg_name = MMHUB_BASE(regMM ## reg_name ## _BASE_IDX) + \
|