Searched refs:MLO_PAUSE_RX (Results 1 - 15 of 15) sorted by relevance

/linux-master/drivers/net/ethernet/microchip/lan966x/
H A Dlan966x_phylink.c60 port_config->pause |= rx_pause ? MLO_PAUSE_RX : 0;
H A Dlan966x_port.c234 SYS_MAC_FC_CFG_RX_FC_ENA_SET(config->pause & MLO_PAUSE_RX ? 1 : 0) |
/linux-master/include/linux/
H A Dphylink.h16 MLO_PAUSE_RX = BIT(0), enumerator in enum:__anon2325
18 MLO_PAUSE_TXRX_MASK = MLO_PAUSE_TX | MLO_PAUSE_RX,
264 * set, %MLO_PAUSE_TX and %MLO_PAUSE_RX indicate whether the MAC should send
479 * mode in @state->pause using the %MLO_PAUSE_RX and %MLO_PAUSE_TX bits,
/linux-master/drivers/net/ethernet/microchip/sparx5/
H A Dsparx5_phylink.c60 conf.pause |= rx_pause ? MLO_PAUSE_RX : 0;
H A Dsparx5_port.c66 status->pause = MLO_PAUSE_RX | MLO_PAUSE_TX;
72 MLO_PAUSE_RX : 0;
639 bool fc_obey = conf->pause & MLO_PAUSE_RX ? 1 : 0;
/linux-master/drivers/net/dsa/b53/
H A Db53_serdes.c134 state->pause |= MLO_PAUSE_RX;
/linux-master/drivers/net/pcs/
H A Dpcs-lynx.c79 state->pause |= MLO_PAUSE_TX | MLO_PAUSE_RX;
H A Dpcs-xpcs.c590 state->pause = MLO_PAUSE_TX | MLO_PAUSE_RX;
1108 state->pause |= MLO_PAUSE_TX | MLO_PAUSE_RX;
/linux-master/drivers/net/phy/
H A Dphylink.c976 state->pause |= MLO_PAUSE_RX;
1357 case MLO_PAUSE_TX | MLO_PAUSE_RX:
1361 case MLO_PAUSE_RX:
1378 rx_pause = !!(link_state.pause & MLO_PAUSE_RX);
1766 pl->phy_state.pause |= MLO_PAUSE_RX;
2632 pause->rx_pause = !!(pl->link_config.pause & MLO_PAUSE_RX);
2666 pause_state |= MLO_PAUSE_RX;
/linux-master/drivers/net/dsa/mv88e6xxx/
H A Dserdes.c68 state->pause |= MLO_PAUSE_RX;
/linux-master/drivers/net/dsa/
H A Dmt7530.c2998 state->pause &= ~(MLO_PAUSE_RX | MLO_PAUSE_TX);
3000 state->pause |= MLO_PAUSE_RX;
/linux-master/drivers/net/dsa/qca/
H A Dqca8k-8xxx.c1518 state->pause |= MLO_PAUSE_RX;
/linux-master/drivers/net/ethernet/marvell/mvpp2/
H A Dmvpp2_main.c6177 state->pause |= MLO_PAUSE_RX;
6238 state->pause |= MLO_PAUSE_RX;
/linux-master/drivers/net/ethernet/cadence/
H A Dmacb_main.c594 state->pause = MLO_PAUSE_RX;
/linux-master/drivers/net/ethernet/marvell/
H A Dmvneta.c4000 state->pause |= MLO_PAUSE_RX;

Completed in 226 milliseconds