Searched refs:MHZ (Results 1 - 25 of 69) sorted by relevance

123

/linux-master/drivers/gpu/drm/renesas/rcar-du/
H A Drcar_mipi_dsi.c31 #define MHZ(v) ((u32)((v) * 1000000U)) macro
102 { MHZ(80), 0x00 }, { MHZ(90), 0x10 }, { MHZ(100), 0x20 },
103 { MHZ(110), 0x30 }, { MHZ(120), 0x01 }, { MHZ(130), 0x11 },
104 { MHZ(140), 0x21 }, { MHZ(150), 0x31 }, { MHZ(16
[all...]
/linux-master/drivers/clk/samsung/
H A Dclk-exynos3250.c675 PLL_35XX_RATE(24 * MHZ, 1200000000, 400, 4, 1),
676 PLL_35XX_RATE(24 * MHZ, 1100000000, 275, 3, 1),
677 PLL_35XX_RATE(24 * MHZ, 1066000000, 533, 6, 1),
678 PLL_35XX_RATE(24 * MHZ, 1000000000, 250, 3, 1),
679 PLL_35XX_RATE(24 * MHZ, 960000000, 320, 4, 1),
680 PLL_35XX_RATE(24 * MHZ, 900000000, 300, 4, 1),
681 PLL_35XX_RATE(24 * MHZ, 850000000, 425, 6, 1),
682 PLL_35XX_RATE(24 * MHZ, 800000000, 200, 3, 1),
683 PLL_35XX_RATE(24 * MHZ, 700000000, 175, 3, 1),
684 PLL_35XX_RATE(24 * MHZ, 66700000
[all...]
H A Dclk-exynos4.c1075 PLL_4508_RATE(24 * MHZ, 1200000000, 150, 3, 1, 28),
1076 PLL_4508_RATE(24 * MHZ, 1000000000, 250, 6, 1, 28),
1077 PLL_4508_RATE(24 * MHZ, 800000000, 200, 6, 1, 28),
1078 PLL_4508_RATE(24 * MHZ, 666857142, 389, 14, 1, 13),
1079 PLL_4508_RATE(24 * MHZ, 600000000, 100, 4, 1, 13),
1080 PLL_4508_RATE(24 * MHZ, 533000000, 533, 24, 1, 5),
1081 PLL_4508_RATE(24 * MHZ, 500000000, 250, 6, 2, 28),
1082 PLL_4508_RATE(24 * MHZ, 400000000, 200, 6, 2, 28),
1083 PLL_4508_RATE(24 * MHZ, 200000000, 200, 6, 3, 28),
1088 PLL_4600_RATE(24 * MHZ, 19200000
[all...]
H A Dclk-exynos5260.c38 PLL_35XX_RATE(24 * MHZ, 1700000000, 425, 6, 0),
39 PLL_35XX_RATE(24 * MHZ, 1600000000, 200, 3, 0),
40 PLL_35XX_RATE(24 * MHZ, 1500000000, 250, 4, 0),
41 PLL_35XX_RATE(24 * MHZ, 1400000000, 175, 3, 0),
42 PLL_35XX_RATE(24 * MHZ, 1300000000, 325, 6, 0),
43 PLL_35XX_RATE(24 * MHZ, 1200000000, 400, 4, 1),
44 PLL_35XX_RATE(24 * MHZ, 1100000000, 275, 3, 1),
45 PLL_35XX_RATE(24 * MHZ, 1000000000, 250, 3, 1),
46 PLL_35XX_RATE(24 * MHZ, 933000000, 311, 4, 1),
47 PLL_35XX_RATE(24 * MHZ, 90000000
[all...]
H A Dclk-exynos5410.c230 PLL_36XX_RATE(24 * MHZ, 400000000U, 200, 3, 2, 0),
231 PLL_36XX_RATE(24 * MHZ, 333000000U, 111, 2, 2, 0),
232 PLL_36XX_RATE(24 * MHZ, 300000000U, 100, 2, 2, 0),
233 PLL_36XX_RATE(24 * MHZ, 266000000U, 266, 3, 3, 0),
234 PLL_36XX_RATE(24 * MHZ, 200000000U, 200, 3, 3, 0),
235 PLL_36XX_RATE(24 * MHZ, 192000000U, 192, 3, 3, 0),
236 PLL_36XX_RATE(24 * MHZ, 166000000U, 166, 3, 3, 0),
237 PLL_36XX_RATE(24 * MHZ, 133000000U, 266, 3, 4, 0),
238 PLL_36XX_RATE(24 * MHZ, 100000000U, 200, 3, 4, 0),
239 PLL_36XX_RATE(24 * MHZ, 6600000
[all...]
H A Dclk-exynos5420.c1403 PLL_35XX_RATE(24 * MHZ, 2000000000, 250, 3, 0),
1404 PLL_35XX_RATE(24 * MHZ, 1900000000, 475, 6, 0),
1405 PLL_35XX_RATE(24 * MHZ, 1800000000, 225, 3, 0),
1406 PLL_35XX_RATE(24 * MHZ, 1700000000, 425, 6, 0),
1407 PLL_35XX_RATE(24 * MHZ, 1600000000, 200, 3, 0),
1408 PLL_35XX_RATE(24 * MHZ, 1500000000, 250, 4, 0),
1409 PLL_35XX_RATE(24 * MHZ, 1400000000, 175, 3, 0),
1410 PLL_35XX_RATE(24 * MHZ, 1300000000, 325, 6, 0),
1411 PLL_35XX_RATE(24 * MHZ, 1200000000, 200, 2, 1),
1412 PLL_35XX_RATE(24 * MHZ, 110000000
[all...]
H A Dclk-exynos5250.c694 PLL_36XX_RATE(24 * MHZ, 266000000, 266, 3, 3, 0),
696 PLL_36XX_RATE(24 * MHZ, 70500000, 94, 2, 4, 0),
703 PLL_36XX_RATE(24 * MHZ, 192000000, 64, 2, 2, 0),
704 PLL_36XX_RATE(24 * MHZ, 180633605, 90, 3, 2, 20762),
705 PLL_36XX_RATE(24 * MHZ, 180000000, 90, 3, 2, 0),
706 PLL_36XX_RATE(24 * MHZ, 73728000, 98, 2, 4, 19923),
707 PLL_36XX_RATE(24 * MHZ, 67737602, 90, 2, 4, 20762),
708 PLL_36XX_RATE(24 * MHZ, 49152000, 98, 3, 4, 19923),
709 PLL_36XX_RATE(24 * MHZ, 45158401, 90, 3, 4, 20762),
710 PLL_36XX_RATE(24 * MHZ, 3276800
[all...]
H A Dclk-exynos5433.c738 PLL_35XX_RATE(24 * MHZ, 2500000000U, 625, 6, 0),
739 PLL_35XX_RATE(24 * MHZ, 2400000000U, 500, 5, 0),
740 PLL_35XX_RATE(24 * MHZ, 2300000000U, 575, 6, 0),
741 PLL_35XX_RATE(24 * MHZ, 2200000000U, 550, 6, 0),
742 PLL_35XX_RATE(24 * MHZ, 2100000000U, 350, 4, 0),
743 PLL_35XX_RATE(24 * MHZ, 2000000000U, 500, 6, 0),
744 PLL_35XX_RATE(24 * MHZ, 1900000000U, 475, 6, 0),
745 PLL_35XX_RATE(24 * MHZ, 1800000000U, 375, 5, 0),
746 PLL_35XX_RATE(24 * MHZ, 1700000000U, 425, 6, 0),
747 PLL_35XX_RATE(24 * MHZ, 160000000
[all...]
/linux-master/drivers/clk/mediatek/
H A Dclk-mt8365-apmixedsys.c15 #define MT8365_PLL_FMAX (3800UL * MHZ)
16 #define MT8365_PLL_FMIN (1500UL * MHZ)
57 { .div = 1, .freq = 1500 * MHZ },
58 { .div = 2, .freq = 750 * MHZ },
59 { .div = 3, .freq = 375 * MHZ },
66 { .div = 1, .freq = 1600 * MHZ },
67 { .div = 2, .freq = 800 * MHZ },
68 { .div = 3, .freq = 400 * MHZ },
69 { .div = 4, .freq = 200 * MHZ },
75 { .div = 1, .freq = 1600 * MHZ },
[all...]
H A Dclk-mt8183-apmixedsys.c51 #define MT8183_PLL_FMAX (3800UL * MHZ)
52 #define MT8183_PLL_FMIN (1500UL * MHZ)
94 { .div = 1, .freq = 1500 * MHZ },
95 { .div = 2, .freq = 750 * MHZ },
96 { .div = 3, .freq = 375 * MHZ },
103 { .div = 1, .freq = 1600 * MHZ },
104 { .div = 2, .freq = 800 * MHZ },
105 { .div = 3, .freq = 400 * MHZ },
106 { .div = 4, .freq = 200 * MHZ },
H A Dclk-mt8195-apusys_pll.c13 #define MT8195_PLL_FMAX (3800UL * MHZ)
14 #define MT8195_PLL_FMIN (1500UL * MHZ)
H A Dclk-mt2701.c29 108 * MHZ),
31 400 * MHZ),
35 340 * MHZ),
37 340 * MHZ),
39 340 * MHZ),
41 27 * MHZ),
43 416 * MHZ),
45 143 * MHZ),
47 27 * MHZ),
918 #define MT8590_PLL_FMAX (2000 * MHZ)
[all...]
/linux-master/drivers/clk/
H A Dclk-nspire.c13 #define MHZ (1000 * 1000) macro
44 clk->base_clock = 48 * MHZ;
46 clk->base_clock = 6 * EXTRACT(val, CX_BASE) * MHZ;
55 clk->base_clock = 27 * MHZ;
57 clk->base_clock = (300 - 6 * EXTRACT(val, CLASSIC_BASE)) * MHZ;
132 info.base_clock / MHZ,
133 info.base_clock / info.base_cpu_ratio / MHZ,
134 info.base_clock / info.base_ahb_ratio / MHZ);
/linux-master/arch/powerpc/boot/
H A Dredboot-83xx.c20 #define MHZ(x) ((x + 500000) / 1000000) macro
33 bd.bi_busfreq, MHZ(bd.bi_busfreq));
H A Dredboot-8xx.c19 #define MHZ(x) ((x + 500000) / 1000000) macro
32 bd.bi_busfreq, MHZ(bd.bi_busfreq));
H A Ddevtree.c61 #define MHZ(x) ((x + 500000) / 1000000) macro
67 printf("CPU clock-frequency <- 0x%x (%dMHz)\n\r", cpu, MHZ(cpu));
68 printf("CPU timebase-frequency <- 0x%x (%dMHz)\n\r", tb, MHZ(tb));
70 printf("CPU bus-frequency <- 0x%x (%dMHz)\n\r", bus, MHZ(bus));
87 printf("%s: clock-frequency <- %x (%dMHz)\n\r", path, freq, MHZ(freq));
/linux-master/arch/arm/mach-s3c/
H A Dsetup-usb-phy-s3c64xx.c36 case 12 * MHZ:
39 case 24 * MHZ:
43 case 48 * MHZ:
H A Dcpu.h45 #ifndef MHZ
46 #define MHZ (1000*1000) macro
49 #define print_mhz(m) ((m) / MHZ), (((m) / 1000) % 1000)
/linux-master/drivers/net/can/softing/
H A Dsofting_cs.c26 #define MHZ (1000*1000) macro
33 .freq = 16 * MHZ, .max_brp = 32, .max_sjw = 4,
45 .freq = 16 * MHZ, .max_brp = 32, .max_sjw = 4,
57 .freq = 20 * MHZ, .max_brp = 32, .max_sjw = 4,
69 .freq = 24 * MHZ, .max_brp = 64, .max_sjw = 4,
81 .freq = 16 * MHZ, .max_brp = 64, .max_sjw = 4,
93 .freq = 20 * MHZ, .max_brp = 32, .max_sjw = 4,
105 .freq = 24 * MHZ, .max_brp = 64, .max_sjw = 4,
117 .freq = 16 * MHZ, .max_brp = 64, .max_sjw = 4,
129 .freq = 24 * MHZ,
[all...]
/linux-master/drivers/phy/samsung/
H A Dphy-exynos4x12-usb2.c140 case 10 * MHZ:
143 case 12 * MHZ:
149 case 20 * MHZ:
152 case 24 * MHZ:
155 case 50 * MHZ:
H A Dphy-s5pv210-usb2.c73 case 12 * MHZ:
76 case 24 * MHZ:
79 case 48 * MHZ:
H A Dphy-samsung-usb2.h20 #define MHZ (KHZ * KHZ) macro
H A Dphy-exynos5250-usb2.c149 case 10 * MHZ:
152 case 12 * MHZ:
158 case 20 * MHZ:
161 case 24 * MHZ:
164 case 50 * MHZ:
/linux-master/drivers/clk/hisilicon/
H A Dclk-hi3660-stub.c25 #define MHZ (1000 * 1000) macro
66 stub_clk->rate = readl(freq_reg + (stub_clk->id << 2)) * MHZ;
86 stub_clk->msg[1] = rate / MHZ;
/linux-master/drivers/soc/samsung/
H A Dexynos-asv.c23 #define MHZ 1000000U macro
49 opp = dev_pm_opp_find_freq_exact(cpu, opp_freq * MHZ, true);
64 ret = dev_pm_opp_adjust_voltage(cpu, opp_freq * MHZ,

Completed in 403 milliseconds

123