Searched refs:DPLL_VGA_MODE_DIS (Results 1 - 8 of 8) sorted by relevance
/linux-master/drivers/gpu/drm/i915/display/ |
H A D | intel_dpll.c | 1006 dpll = DPLL_VCO_ENABLE | DPLL_VGA_MODE_DIS; 1098 dpll = DPLL_VCO_ENABLE | DPLL_VGA_MODE_DIS; 1428 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; 1454 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; 1845 intel_de_write(dev_priv, DPLL(pipe), hw_state->dpll & ~DPLL_VGA_MODE_DIS); 2187 DPLL_VGA_MODE_DIS) == 0); 2240 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; 2258 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; 2288 intel_de_write(dev_priv, DPLL(pipe), DPLL_VGA_MODE_DIS);
|
H A D | intel_display_power_well.c | 1201 val |= DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS;
|
H A D | intel_display.c | 8160 DPLL_VGA_MODE_DIS | 8189 intel_de_write(dev_priv, DPLL(pipe), dpll & ~DPLL_VGA_MODE_DIS); 8239 intel_de_write(dev_priv, DPLL(pipe), DPLL_VGA_MODE_DIS);
|
/linux-master/drivers/gpu/drm/gma500/ |
H A D | cdv_intel_display.c | 227 REG_WRITE(dpll_reg, DPLL_SYNCLOCK_ENABLE | DPLL_VGA_MODE_DIS); 665 dpll = DPLL_VGA_MODE_DIS; 722 REG_WRITE(map->dpll, dpll | DPLL_VGA_MODE_DIS | DPLL_SYNCLOCK_ENABLE);
|
H A D | psb_intel_display.c | 158 dpll = DPLL_VGA_MODE_DIS;
|
H A D | oaktrail_crtc.c | 527 dpll |= DPLL_VGA_MODE_DIS;
|
H A D | psb_intel_reg.h | 232 #define DPLL_VGA_MODE_DIS (1 << 28) macro
|
/linux-master/drivers/gpu/drm/i915/ |
H A D | i915_reg.h | 691 #define DPLL_VGA_MODE_DIS (1 << 28) macro
|
Completed in 316 milliseconds