Searched refs:CTX (Results 1 - 25 of 199) sorted by relevance

12345678

/linux-master/arch/x86/crypto/
H A Dblowfish-x86_64-asm_64.S21 #define CTX %r12 define
64 movl s0(CTX,RT0,4), RT0d; \
65 addl s1(CTX,RT1,4), RT0d; \
69 xorl s2(CTX,RT1,4), RT0d; \
70 addl s3(CTX,RT2,4), RT0d; \
74 xorq p+4*(n)(CTX), RX0;
83 movq p+4*(n-1)(CTX), RT0; \
110 movq %rdi, CTX;
141 movq %rdi, CTX;
179 movl s0(CTX,RT
[all...]
H A Dcamellia-x86_64-asm_64.S38 #define CTX %rdi define
92 movq (key_table + ((subkey) * 2) * 4)(CTX), RT2; \
102 movl (key_table + ((kl) * 2) * 4)(CTX), RT0d; \
107 movq (key_table + ((kr) * 2) * 4)(CTX), RT1; \
112 movq (key_table + ((kl) * 2) * 4)(CTX), RT2; \
116 movl (key_table + ((kr) * 2) * 4)(CTX), RT0d; \
140 xorq key_table(CTX), RAB0;
143 xorq key_table(CTX, max, 8), RCD0; \
169 xorq key_table(CTX, max, 8), RAB0;
172 xorq key_table(CTX), RCD
[all...]
H A Dtwofish-x86_64-asm_64-3way.S24 #define CTX %rdi define
81 op1##l T0(CTX, tmp2, 4), dst ## d; \
82 op2##l T1(CTX, tmp1, 4), dst ## d;
120 addl k+4*(2*(n))(CTX), x ## d; \
122 addl k+4*(2*(n)+1)(CTX), y ## d; \
133 addl k+4*(2*(n))(CTX), x ## d; \
134 addl k+4*(2*(n)+1)(CTX), y ## d; \
177 xorq w+4*m(CTX), xy ## 0; \
180 xorq w+4*m(CTX), xy ## 1; \
183 xorq w+4*m(CTX), x
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/dcn301/
H A Ddcn301_hwseq.c33 #define CTX \ macro
/linux-master/drivers/gpu/drm/amd/display/dmub/src/
H A Ddmub_dcn302.c35 #define CTX dmub macro
H A Ddmub_dcn301.c35 #define CTX dmub macro
H A Ddmub_dcn21.c35 #define CTX dmub macro
H A Ddmub_dcn303.c36 #define CTX dmub macro
H A Ddmub_reg.h51 #define REG_READ(reg) ((CTX)->funcs.reg_read((CTX)->user_ctx, REG(reg)))
54 ((CTX)->funcs.reg_write((CTX)->user_ctx, REG(reg), (val)))
59 dmub_reg_set(CTX, REG(reg_name), initial_val, n, __VA_ARGS__)
86 dmub_reg_update(CTX, REG(reg_name), n, __VA_ARGS__)
113 dmub_reg_get(CTX, REG(reg_name), FN(reg_name, field), val)
H A Ddmub_dcn315.c41 #define CTX dmub macro
H A Ddmub_dcn316.c41 #define CTX dmub macro
H A Ddmub_dcn314.c41 #define CTX dmub macro
H A Ddmub_dcn351.c12 #define CTX dmub macro
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/dcn303/
H A Ddcn303_hwseq.c36 #define CTX \ macro
/linux-master/drivers/gpu/drm/amd/display/dc/dcn35/
H A Ddcn35_dpp.c33 #define CTX dpp->base.ctx macro
H A Ddcn35_dwb.c31 #define CTX \ macro
H A Ddcn35_mmhubbub.c34 #define CTX mcif_wb30->base.ctx macro
H A Ddcn35_opp.c37 #define CTX oppn20->base.ctx macro
/linux-master/drivers/gpu/drm/amd/display/dc/dsc/dcn35/
H A Ddcn35_dsc.c31 #define CTX \ macro
/linux-master/drivers/gpu/drm/amd/display/dc/dcn301/
H A Ddcn301_hubbub.c33 #define CTX \ macro
43 #define CTX \ macro
/linux-master/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_vmid.c34 #define CTX \ macro
42 CTX->logger
/linux-master/drivers/gpu/drm/amd/display/dc/bios/
H A Dbios_parser_helper.c48 #define CTX \ macro
/linux-master/drivers/gpu/drm/amd/display/dc/dcn201/
H A Ddcn201_opp.c37 #define CTX \ macro
H A Ddcn201_hubbub.c36 #define CTX \ macro
46 #define CTX \ macro
/linux-master/drivers/gpu/drm/amd/display/dc/inc/
H A Dreg_helper.h33 * CTX ==> macro to ptr to dc_context
40 dm_read_reg(CTX, REG(reg_name))
43 dm_write_reg(CTX, REG(reg_name), value)
55 generic_reg_set_ex(CTX, \
157 generic_reg_get(CTX, REG(reg_name), \
161 generic_reg_get2(CTX, REG(reg_name), \
166 generic_reg_get3(CTX, REG(reg_name), \
172 generic_reg_get4(CTX, REG(reg_name), \
179 generic_reg_get5(CTX, REG(reg_name), \
187 generic_reg_get6(CTX, RE
[all...]

Completed in 186 milliseconds

12345678