Searched refs:BANK_SELECT (Results 1 - 25 of 36) sorted by relevance

12

/linux-master/drivers/net/ethernet/smsc/
H A Dsmc9194.h46 . are accessed by writing a number into the BANK_SELECT register
60 #define BANK_SELECT 14 macro
204 #define SMC_SELECT_BANK(x) { outw( x, ioaddr + BANK_SELECT ); }
H A Dsmc91c92_cs.c145 #define BANK_SELECT 14 /* Window select register. */ macro
146 #define SMC_SELECT_BANK(x) { outw(x, ioaddr + BANK_SELECT); }
773 if (inw(ioaddr + BANK_SELECT) >> 8 != 0x33) {
790 if ((inw(ioaddr + BANK_SELECT) >> 8 == 0x33) &&
1038 save = inw(ioaddr + BANK_SELECT);
1046 outw(save, ioaddr + BANK_SELECT);
1056 dev->name, dev, inw(dev->base_addr + BANK_SELECT));
1091 dev->name, inw(ioaddr + BANK_SELECT));
1363 saved_bank = inw(ioaddr + BANK_SELECT);
1621 saved_bank = inw(ioaddr + BANK_SELECT);
[all...]
H A Dsmc9194.c824 . (1) see if the high byte of BANK_SELECT is 0x33
869 bank = inw( ioaddr + BANK_SELECT );
876 outw( 0x0, ioaddr + BANK_SELECT );
877 bank = inw( ioaddr + BANK_SELECT );
1329 saved_bank = inw( ioaddr + BANK_SELECT );
H A Dsmc91x.h454 #define BANK_SELECT (14 << SMC_IO_SHIFT) macro
897 #define SMC_CURRENT_BANK(lp) SMC_inw(ioaddr, BANK_SELECT)
904 SMC_outw(lp, x, ioaddr, BANK_SELECT); \
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dgfxhub_v2_0.c234 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
238 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v3_0_3.c240 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
244 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v1_0.c197 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
201 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v11_5_0.c238 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
242 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v3_0_2.c253 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
257 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v2_0.c305 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
309 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v2_3.c229 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
233 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v3_0.c261 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
265 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v3_0_1.c254 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
258 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v3_0.c235 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
239 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v3_3.c246 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
250 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v1_0.c183 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
187 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v1_2.c246 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
250 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v1_8.c251 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
255 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v2_1.c240 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
244 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v1_7.c201 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
205 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v9_4.c235 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 12);
239 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 9);
/linux-master/drivers/net/ethernet/microchip/
H A Dencx24j600_hw.h22 #define BANK_SELECT(bank) (0xC0 | ((bank & (BANK_MASK >> BANK_SHIFT)) << 1)) macro
H A Dencx24j600-regmap.c24 int bank_opcode = BANK_SELECT(bank);
/linux-master/drivers/gpu/drm/radeon/
H A Drv770.c911 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
957 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
988 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
H A Drv770d.h651 #define BANK_SELECT(x) ((x) << 0) macro

Completed in 260 milliseconds

12