Searched refs:value (Results 1 - 25 of 834) sorted by relevance

1234567891011>>

/u-boot/include/
H A Ddebug_uart.h87 * printhex2() - Output a 2-digit hex value
89 * @value: Value to output
91 void printhex2(unsigned int value);
94 * printhex4() - Output a 4-digit hex value
96 * @value: Value to output
98 void printhex4(unsigned int value);
101 * printhex8() - Output a 8-digit hex value
103 * @value: Value to output
105 void printhex8(unsigned int value);
108 * printdec() - Output a decimalism value
[all...]
H A Deeprom_field.h20 int (*update)(struct eeprom_field *eeprom_field, char *value);
24 int eeprom_field_update_bin(struct eeprom_field *field, char *value);
27 int eeprom_field_update_bin_rev(struct eeprom_field *field, char *value);
30 int eeprom_field_update_mac(struct eeprom_field *field, char *value);
33 int eeprom_field_update_ascii(struct eeprom_field *field, char *value);
36 int eeprom_field_update_reserved(struct eeprom_field *field, char *value);
/u-boot/tools/binman/etype/
H A Dtext.py21 text-label: The value of this string indicates the property / entry-arg
23 <xxx> (actual name is the value of text-label): contains the string to
61 value = fdt_util.GetString(self._node, 'text')
62 if value:
63 value = tools.to_bytes(value)
68 value, = self.GetEntryArgsOrProps([EntryArg(self.text_label,
70 value = tools.to_bytes(value) if value i
[all...]
/u-boot/board/alliedtelesis/common/
H A Dgpio_hog.h7 const char *gpio_name, int value);
10 const char *gpio_name, int value)
12 return gpio_hog_list(gpiod, 1, node_name, gpio_name, value);
9 gpio_hog(struct gpio_desc *gpiod, const char *node_name, const char *gpio_name, int value) argument
/u-boot/arch/mips/mach-octeon/include/mach/
H A Dcvmx-fau.h33 * @param value Signed value to add.
38 int64_t value)
41 return cvmx_hwfau_fetch_and_add64(reg, value);
44 value, __ATOMIC_SEQ_CST);
52 * @param value Signed value to add.
57 int32_t value)
60 return cvmx_hwfau_fetch_and_add32(reg, value);
64 value, __ATOMIC_SEQ_CS
37 cvmx_fau_fetch_and_add64(cvmx_fau_reg64_t reg, int64_t value) argument
56 cvmx_fau_fetch_and_add32(cvmx_fau_reg32_t reg, int32_t value) argument
75 cvmx_fau_fetch_and_add16(cvmx_fau_reg16_t reg, int16_t value) argument
93 cvmx_fau_fetch_and_add8(cvmx_fau_reg8_t reg, int8_t value) argument
116 cvmx_fau_tagwait_fetch_and_add64(cvmx_fau_reg64_t reg, int64_t value) argument
138 cvmx_fau_tagwait_fetch_and_add32(cvmx_fau_reg32_t reg, int32_t value) argument
159 cvmx_fau_tagwait_fetch_and_add16(cvmx_fau_reg16_t reg, int16_t value) argument
179 cvmx_fau_tagwait_fetch_and_add8(cvmx_fau_reg8_t reg, int8_t value) argument
201 cvmx_fau_async_fetch_and_add64(u64 scraddr, cvmx_fau_reg64_t reg, int64_t value) argument
226 cvmx_fau_async_fetch_and_add32(u64 scraddr, cvmx_fau_reg32_t reg, int32_t value) argument
250 cvmx_fau_async_fetch_and_add16(u64 scraddr, cvmx_fau_reg16_t reg, int16_t value) argument
273 cvmx_fau_async_fetch_and_add8(u64 scraddr, cvmx_fau_reg8_t reg, int8_t value) argument
300 cvmx_fau_async_tagwait_fetch_and_add64(u64 scraddr, cvmx_fau_reg64_t reg, int64_t value) argument
331 cvmx_fau_async_tagwait_fetch_and_add32(u64 scraddr, cvmx_fau_reg32_t reg, int32_t value) argument
360 cvmx_fau_async_tagwait_fetch_and_add16(u64 scraddr, cvmx_fau_reg16_t reg, int16_t value) argument
388 cvmx_fau_async_tagwait_fetch_and_add8(u64 scraddr, cvmx_fau_reg8_t reg, int8_t value) argument
410 cvmx_fau_atomic_add64(cvmx_fau_reg64_t reg, int64_t value) argument
417 __atomic_add_fetch(CASTPTR(int64_t, __cvmx_fau_sw_addr(reg)), value, local
428 cvmx_fau_atomic_add32(cvmx_fau_reg32_t reg, int32_t value) argument
436 __atomic_add_fetch(CASTPTR(int32_t, __cvmx_fau_sw_addr(reg)), value, local
447 cvmx_fau_atomic_add16(cvmx_fau_reg16_t reg, int16_t value) argument
455 __atomic_add_fetch(CASTPTR(int16_t, __cvmx_fau_sw_addr(reg)), value, local
465 cvmx_fau_atomic_add8(cvmx_fau_reg8_t reg, int8_t value) argument
473 __atomic_add_fetch(CASTPTR(int8_t, __cvmx_fau_sw_addr(reg)), value, local
484 cvmx_fau_atomic_write64(cvmx_fau_reg64_t reg, int64_t value) argument
490 __atomic_store_n(CASTPTR(int64_t, __cvmx_fau_sw_addr(reg)), value, local
501 cvmx_fau_atomic_write32(cvmx_fau_reg32_t reg, int32_t value) argument
508 __atomic_store_n(CASTPTR(int32_t, __cvmx_fau_sw_addr(reg)), value, local
519 cvmx_fau_atomic_write16(cvmx_fau_reg16_t reg, int16_t value) argument
526 __atomic_store_n(CASTPTR(int16_t, __cvmx_fau_sw_addr(reg)), value, local
536 cvmx_fau_atomic_write8(cvmx_fau_reg8_t reg, int8_t value) argument
543 __atomic_store_n(CASTPTR(int8_t, __cvmx_fau_sw_addr(reg)), value, local
[all...]
H A Dcvmx-hwfau.h49 * bit will be set. Otherwise the value of the register before
54 s64 value : 63; member in struct:__anon57
59 * bit will be set. Otherwise the value of the register before
64 s32 value : 31; member in struct:__anon58
69 * bit will be set. Otherwise the value of the register before
74 s16 value : 15; member in struct:__anon59
79 * bit will be set. Otherwise the value of the register before
84 int8_t value : 7; member in struct:__anon60
89 * the error bit will be set. Otherwise the value of the
108 * @param noadd 0 = Store value i
140 __cvmx_hwfau_atomic_address(u64 tagwait, u64 reg, s64 value) argument
157 cvmx_hwfau_fetch_and_add64(cvmx_fau_reg64_t reg, s64 value) argument
171 cvmx_hwfau_fetch_and_add32(cvmx_fau_reg32_t reg, s32 value) argument
185 cvmx_hwfau_fetch_and_add16(cvmx_fau_reg16_t reg, s16 value) argument
198 cvmx_hwfau_fetch_and_add8(cvmx_fau_reg8_t reg, int8_t value) argument
216 cvmx_hwfau_tagwait_fetch_and_add64(cvmx_fau_reg64_t reg, s64 value) argument
239 cvmx_hwfau_tagwait_fetch_and_add32(cvmx_fau_reg32_t reg, s32 value) argument
262 cvmx_hwfau_tagwait_fetch_and_add16(cvmx_fau_reg16_t reg, s16 value) argument
284 cvmx_hwfau_tagwait_fetch_and_add8(cvmx_fau_reg8_t reg, int8_t value) argument
319 __cvmx_fau_iobdma_data(u64 scraddr, s64 value, u64 tagwait, cvmx_fau_op_size_t size, u64 reg) argument
342 cvmx_hwfau_async_fetch_and_add64(u64 scraddr, cvmx_fau_reg64_t reg, s64 value) argument
359 cvmx_hwfau_async_fetch_and_add32(u64 scraddr, cvmx_fau_reg32_t reg, s32 value) argument
375 cvmx_hwfau_async_fetch_and_add16(u64 scraddr, cvmx_fau_reg16_t reg, s16 value) argument
390 cvmx_hwfau_async_fetch_and_add8(u64 scraddr, cvmx_fau_reg8_t reg, int8_t value) argument
410 cvmx_hwfau_async_tagwait_fetch_and_add64(u64 scraddr, cvmx_fau_reg64_t reg, s64 value) argument
431 cvmx_hwfau_async_tagwait_fetch_and_add32(u64 scraddr, cvmx_fau_reg32_t reg, s32 value) argument
451 cvmx_hwfau_async_tagwait_fetch_and_add16(u64 scraddr, cvmx_fau_reg16_t reg, s16 value) argument
470 cvmx_hwfau_async_tagwait_fetch_and_add8(u64 scraddr, cvmx_fau_reg8_t reg, int8_t value) argument
483 cvmx_hwfau_atomic_add64(cvmx_fau_reg64_t reg, s64 value) argument
495 cvmx_hwfau_atomic_add32(cvmx_fau_reg32_t reg, s32 value) argument
508 cvmx_hwfau_atomic_add16(cvmx_fau_reg16_t reg, s16 value) argument
520 cvmx_hwfau_atomic_add8(cvmx_fau_reg8_t reg, int8_t value) argument
533 cvmx_hwfau_atomic_write64(cvmx_fau_reg64_t reg, s64 value) argument
545 cvmx_hwfau_atomic_write32(cvmx_fau_reg32_t reg, s32 value) argument
558 cvmx_hwfau_atomic_write16(cvmx_fau_reg16_t reg, s16 value) argument
570 cvmx_hwfau_atomic_write8(cvmx_fau_reg8_t reg, int8_t value) argument
[all...]
/u-boot/drivers/sound/
H A Dtegra_i2s_priv.h24 * @value: Value to write to CIF_TX_CTRL register
27 int tegra_i2s_set_cif_tx_ctrl(struct udevice *dev, u32 value);
/u-boot/arch/arm/mach-imx/
H A Dmac.c37 u32 value = readl(&fuse->mac_addr2); local
39 mac[0] = value >> 24;
40 mac[1] = value >> 16;
41 mac[2] = value >> 8;
42 mac[3] = value;
44 value = readl(&fuse->mac_addr1);
45 mac[4] = value >> 24;
46 mac[5] = value >> 16;
49 u32 value = readl(&fuse->mac_addr1); local
51 mac[0] = value >>
[all...]
/u-boot/board/samsung/smdkc100/
H A Donenand.c24 int value; local
30 value = readl(&clk->gate_d01);
31 value &= ~(1 << 2); /* CLK_ONENANDC */
32 value |= (1 << 2);
33 writel(value, &clk->gate_d01);
35 value = readl(&clk->src0);
36 value &= ~(1 << 24); /* MUX_1nand: 0 from HCLKD0 */
37 value &= ~(1 << 20); /* MUX_HREF: 0 from FIN_27M */
38 writel(value, &clk->src0);
40 value
[all...]
/u-boot/arch/arm/mach-tegra/tegra210/
H A Dxusb-padctl.c102 u32 value; local
107 value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
108 value &= ~XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN;
109 padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
113 value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
114 value &= ~XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN_EARLY;
115 padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
119 value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
120 value &= ~XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_VCORE_DOWN;
121 padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRA
128 u32 value; local
234 u32 value; local
450 u32 value; local
[all...]
/u-boot/arch/arm/mach-tegra/tegra124/
H A Dxusb-padctl.c114 u32 value; local
119 value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
120 value &= ~XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN;
121 padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
125 value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
126 value &= ~XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN_EARLY;
127 padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
131 value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
132 value &= ~XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_VCORE_DOWN;
133 padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRA
140 u32 value; local
184 u32 value; local
216 u32 value; local
230 u32 value; local
266 u32 value; local
[all...]
/u-boot/arch/x86/lib/
H A Dearly_cmos.c26 u16 value = 0; local
30 for (i = 0; i < sizeof(value); i++) {
32 value |= data << (i << 3);
35 return value;
40 u32 value = 0; local
44 for (i = 0; i < sizeof(value); i++) {
46 value |= data << (i << 3);
49 return value;
/u-boot/drivers/pci/
H A Dpcie_plda_common.h67 uint offset, ulong value,
75 u32 value; local
77 value = readl(plda->reg_base + GEN_SETTINGS);
78 value |= PLDA_RP_ENABLE;
79 writel(value, plda->reg_base + GEN_SETTINGS);
84 u32 value; local
86 value = readl(plda->reg_base + PCIE_PCI_IDS);
87 value &= 0xff;
88 value |= (PCI_CLASS_BRIDGE_PCI_NORMAL << IDS_CLASS_CODE_SHIFT);
89 writel(value, pld
94 u32 value; local
103 u32 value; local
112 u32 value; local
[all...]
/u-boot/arch/x86/cpu/tangier/
H A Dsysreset.c15 int value; local
19 value = IPCMSG_WARM_RESET;
22 value = IPCMSG_COLD_RESET;
28 scu_ipc_simple_command(value, 0);
/u-boot/drivers/power/pmic/
H A Das3722_gpio.c18 u8 value = 0; local
22 value |= AS3722_GPIO_CONTROL_MODE_OUTPUT_VDDH;
25 value |= AS3722_GPIO_CONTROL_INVERT;
27 err = pmic_reg_write(pmic, AS3722_GPIO_CONTROL(gpio), value);
41 u8 value; local
52 value = err;
55 value &= ~(1 << gpio);
58 value |= 1 << gpio;
62 err = pmic_reg_write(pmic, AS3722_GPIO_SIGNAL_OUT, value);
72 int value)
71 as3722_gpio_direction_output(struct udevice *dev, unsigned int gpio, int value) argument
[all...]
/u-boot/arch/x86/cpu/quark/
H A Dmsg_port.c20 u32 value; local
25 qrk_pci_read_config_dword(QUARK_HOST_BRIDGE, MSG_DATA_REG, &value);
27 return value;
30 void msg_port_write(u8 port, u32 reg, u32 value) argument
32 qrk_pci_write_config_dword(QUARK_HOST_BRIDGE, MSG_DATA_REG, value);
40 u32 value; local
45 qrk_pci_read_config_dword(QUARK_HOST_BRIDGE, MSG_DATA_REG, &value);
47 return value;
50 void msg_port_alt_write(u8 port, u32 reg, u32 value) argument
52 qrk_pci_write_config_dword(QUARK_HOST_BRIDGE, MSG_DATA_REG, value);
60 u32 value; local
70 msg_port_io_write(u8 port, u32 reg, u32 value) argument
[all...]
/u-boot/drivers/usb/dwc3/
H A Dio.h27 u32 value; local
34 value = readl(base + offs);
36 return value;
39 static inline void dwc3_writel(void __iomem *base, u32 offset, u32 value) argument
48 writel(value, base + offs);
/u-boot/drivers/phy/
H A Dphy-imx8mq-usb.c97 u32 value; local
99 value = readl(imx_phy->base + PHY_CTRL1);
100 value &= ~(PHY_CTRL1_VDATSRCENB0 | PHY_CTRL1_VDATDETENB0 |
102 value |= PHY_CTRL1_RESET | PHY_CTRL1_ATERESET;
103 writel(value, imx_phy->base + PHY_CTRL1);
105 value = readl(imx_phy->base + PHY_CTRL0);
106 value |= PHY_CTRL0_REF_SSP_EN;
107 value &= ~PHY_CTRL0_SSC_RANGE_MASK;
108 value |= PHY_CTRL0_SSC_RANGE_4003PPM;
109 writel(value, imx_ph
126 u32 value; local
176 u32 value; local
212 u32 value; local
[all...]
/u-boot/board/nuvoton/poleg_evb/
H A Dpoleg_evb.c55 char value[32]; local
59 sprintf(value, "%ldM", (gd->ram_size / 0x100000));
60 env_set("mem", value);
67 sprintf(value, "uart8250,mmio32,0x%x", (u32)addr);
68 env_set("earlycon", value);
70 sprintf(value, "ttyS%d,115200n8", dev->seq_);
71 env_set("console", value);
/u-boot/arch/sandbox/lib/
H A Dpci_io.c73 static int pci_io_write(unsigned int addr, ulong value, pci_size_t size) argument
84 ret = (ops->write_io)(dev, addr, value, size);
90 debug("%s: failed: addr=%x, value=%lx\n", __func__, addr, value);
96 unsigned long value; local
99 ret = pci_io_read(addr, &value, PCI_SIZE_32);
101 return ret ? 0 : value;
106 unsigned long value; local
109 ret = pci_io_read(addr, &value, PCI_SIZE_16);
111 return ret ? 0 : value;
116 unsigned long value; local
124 _outl(unsigned int value, unsigned int addr) argument
129 _outw(unsigned int value, unsigned int addr) argument
134 _outb(unsigned int value, unsigned int addr) argument
[all...]
/u-boot/arch/arm/mach-tegra/
H A Dpowergate.c26 u32 value, mask = state ? (1 << id) : 0, old_mask; local
29 value = tegra_pmc_readl(PWRGATE_STATUS);
30 old_mask = value & (1 << id);
40 value = tegra_pmc_readl(PWRGATE_STATUS);
41 if ((value & (1 << id)) == mask)
60 unsigned long value; local
68 value = 1 << TEGRA_POWERGATE_PCIE;
70 value = 1 << TEGRA_POWERGATE_VDEC;
72 value = 1 << id;
74 tegra_pmc_writel(value, REMOVE_CLAMPIN
[all...]
H A Dpmc.c23 u32 value, saved; local
27 value = saved ^ 0xffffffff;
29 if (value == 0xffffffff)
30 value = 0xdeadbeef;
33 writel(value, NV_PA_PMC_BASE + PMC_SCRATCH0);
34 value = readl(NV_PA_PMC_BASE + PMC_SCRATCH0);
37 if (value == 0) {
41 /* restore original value */
70 void tegra_pmc_writel(u32 value, unsigned long offset) argument
77 value,
[all...]
/u-boot/lib/crypto/
H A Drsa_helper.c25 const void *value, size_t vlen)
29 const u8 *ptr = value;
34 if (!value || !vlen)
52 key->n = value;
59 const void *value, size_t vlen)
64 if (!value || !key->n_sz || !vlen || vlen > key->n_sz)
67 key->e = value;
74 const void *value, size_t vlen)
79 if (!value || !key->n_sz || !vlen || vlen > key->n_sz)
82 key->d = value;
24 rsa_get_n(void *context, size_t hdrlen, unsigned char tag, const void *value, size_t vlen) argument
58 rsa_get_e(void *context, size_t hdrlen, unsigned char tag, const void *value, size_t vlen) argument
73 rsa_get_d(void *context, size_t hdrlen, unsigned char tag, const void *value, size_t vlen) argument
88 rsa_get_p(void *context, size_t hdrlen, unsigned char tag, const void *value, size_t vlen) argument
103 rsa_get_q(void *context, size_t hdrlen, unsigned char tag, const void *value, size_t vlen) argument
118 rsa_get_dp(void *context, size_t hdrlen, unsigned char tag, const void *value, size_t vlen) argument
133 rsa_get_dq(void *context, size_t hdrlen, unsigned char tag, const void *value, size_t vlen) argument
148 rsa_get_qinv(void *context, size_t hdrlen, unsigned char tag, const void *value, size_t vlen) argument
[all...]
/u-boot/drivers/spi/
H A Dgxp_spi.c40 unsigned char value; local
42 value = readb(priv->base + OFFSET_SPIMCTRL);
47 value &= ~(0x03 << 4);
49 value |= (0x03 << 4);
51 writeb(value, priv->base + OFFSET_SPIMCTRL);
62 unsigned int value; local
87 value = readl(priv->base + OFFSET_SPIMCFG);
88 value &= ~(1 << 24);
90 value |= (slave_plat->cs << 24);
96 value
[all...]
/u-boot/tools/dtoc/
H A Dfdt_util.py23 Value to convert (4-character string representing the cell value)
26 A native-endian integer value
35 the cell value)
38 int: A native-endian integer value
49 A native-endian integer value
109 default: Default value to use if the node/property do not exist
112 Integer value read, or default if none
117 if isinstance(prop.value, list):
118 raise ValueError("Node '%s' property '%s' has list value: expecting "
120 value
[all...]

Completed in 166 milliseconds

1234567891011>>