Searched refs:SRDS_PLLCR0_RFCK_SEL_156_25 (Results 1 - 7 of 7) sorted by relevance

/u-boot/board/freescale/p2041rdb/
H A Dp2041rdb.c176 {SRDS_PLLCR0_RFCK_SEL_100, SRDS_PLLCR0_RFCK_SEL_156_25,
/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dfsl_corenet_serdes.c393 rfck_sel = SRDS_PLLCR0_RFCK_SEL_156_25;
880 case SRDS_PLLCR0_RFCK_SEL_156_25:
H A Dfsl_corenet2_serdes.c390 case SRDS_PLLCR0_RFCK_SEL_156_25:
/u-boot/arch/arm/include/asm/arch-ls102xa/
H A Dimmap_ls102xa.h309 #define SRDS_PLLCR0_RFCK_SEL_156_25 0x20000000 macro
/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch2_serdes.c94 case SRDS_PLLCR0_RFCK_SEL_156_25:
/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
H A Dimmap_lsch2.h545 #define SRDS_PLLCR0_RFCK_SEL_156_25 0x20000000 macro
/u-boot/arch/powerpc/include/asm/
H A Dimmap_85xx.h2194 #define SRDS_PLLCR0_RFCK_SEL_156_25 0x20000000 macro
2278 #define SRDS_PLLCR0_RFCK_SEL_156_25 0x20000000 macro

Completed in 127 milliseconds