Searched refs:MXC_DDR_CLK (Results 1 - 17 of 17) sorted by relevance

/u-boot/arch/arm/include/asm/arch-imx8/
H A Dclock.h17 MXC_DDR_CLK, enumerator in enum:mxc_clock
/u-boot/arch/arm/include/asm/arch-mx7ulp/
H A Dclock.h20 MXC_DDR_CLK, enumerator in enum:mxc_clock
/u-boot/arch/arm/include/asm/arch-imx8ulp/
H A Dclock.h22 MXC_DDR_CLK, enumerator in enum:mxc_clock
/u-boot/arch/arm/include/asm/arch-mx5/
H A Dclock.h35 MXC_DDR_CLK, enumerator in enum:mxc_clock
/u-boot/arch/arm/include/asm/arch-mx6/
H A Dclock.h36 MXC_DDR_CLK, enumerator in enum:mxc_clock
/u-boot/board/k+p/kp_imx53/
H A Dkp_imx53.c87 ret |= mxc_set_clock(ref_clk, 400, MXC_DDR_CLK);
/u-boot/arch/arm/mach-imx/mx7ulp/
H A Dclock.c137 case MXC_DDR_CLK:
355 printf("DDR %8d kHz\n", mxc_get_clock(MXC_DDR_CLK) / 1000);
/u-boot/board/ge/mx53ppd/
H A Dmx53ppd.c116 ret |= mxc_set_clock(ref_clk, 400, MXC_DDR_CLK);
/u-boot/arch/arm/mach-imx/mx5/
H A Dclock.c515 case MXC_DDR_CLK:
901 case MXC_DDR_CLK:
968 printf("DDR %8d kHz\n", mxc_get_clock(MXC_DDR_CLK) / 1000);
/u-boot/arch/arm/include/asm/arch-mx7/
H A Dclock.h34 MXC_DDR_CLK, enumerator in enum:mxc_clock
/u-boot/board/beckhoff/mx53cx9020/
H A Dmx53cx9020.c155 ret |= mxc_set_clock(ref_clk, 400, MXC_DDR_CLK);
/u-boot/board/freescale/mx53loco/
H A Dmx53loco.c202 ret |= mxc_set_clock(ref_clk, 400, MXC_DDR_CLK);
/u-boot/board/menlo/m53menlo/
H A Dm53menlo.c472 ret = mxc_set_clock(ref_clk, dramclk, MXC_DDR_CLK);
/u-boot/board/inversepath/usbarmory/
H A Dusbarmory.c390 ret = mxc_set_clock(ref_clk, dramclk, MXC_DDR_CLK);
/u-boot/arch/arm/mach-imx/mx7/
H A Dclock.c510 case MXC_DDR_CLK:
1126 printf("DDR %8u kHz\n", mxc_get_clock(MXC_DDR_CLK) / 1000);
/u-boot/arch/arm/mach-imx/mx6/
H A Dclock.c1320 case MXC_DDR_CLK:
1396 printf("DDR %8d kHz\n", mxc_get_clock(MXC_DDR_CLK) / 1000);
H A Dddr.c1068 clock = mxc_get_clock(MXC_DDR_CLK) / 1000000U;

Completed in 128 milliseconds