/netbsd-current/external/gpl3/binutils/dist/opcodes/ |
H A D | mt-desc.c | 197 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 338 { "imm16z", MT_OPERAND_IMM16Z, HW_H_UINT, 15, 16, 342 { "imm16o", MT_OPERAND_IMM16O, HW_H_UINT, 15, 16, 346 { "rc", MT_OPERAND_RC, HW_H_UINT, 15, 1, 350 { "rcnum", MT_OPERAND_RCNUM, HW_H_UINT, 14, 3, 354 { "contnum", MT_OPERAND_CONTNUM, HW_H_UINT, 8, 9, 358 { "rbbc", MT_OPERAND_RBBC, HW_H_UINT, 25, 2, 362 { "colnum", MT_OPERAND_COLNUM, HW_H_UINT, 18, 3, 366 { "rownum", MT_OPERAND_ROWNUM, HW_H_UINT, 14, 3, 370 { "rownum1", MT_OPERAND_ROWNUM1, HW_H_UINT, 1 [all...] |
H A D | fr30-desc.c | 262 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 420 { "u4", FR30_OPERAND_U4, HW_H_UINT, 8, 4, 424 { "u4c", FR30_OPERAND_U4C, HW_H_UINT, 12, 4, 428 { "u8", FR30_OPERAND_U8, HW_H_UINT, 8, 8, 432 { "i8", FR30_OPERAND_I8, HW_H_UINT, 4, 8, 436 { "udisp6", FR30_OPERAND_UDISP6, HW_H_UINT, 8, 4, 456 { "u10", FR30_OPERAND_U10, HW_H_UINT, 8, 8, 460 { "i32", FR30_OPERAND_I32, HW_H_UINT, 0, 32, 468 { "i20", FR30_OPERAND_I20, HW_H_UINT, 0, 20, 472 { "dir8", FR30_OPERAND_DIR8, HW_H_UINT, [all...] |
H A D | lm32-opinst.c | 61 { INPUT, "uimm", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (UIMM), 0, 0 }, 67 { INPUT, "hi16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (HI16), 0, 0 }, 74 { INPUT, "f_r0", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 111 { INPUT, "f_r0", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 112 { INPUT, "f_r1", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 113 { INPUT, "f_r2", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 144 { INPUT, "lo16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (LO16), 0, 0 }, 189 { INPUT, "user", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (USER), 0, 0 }, 195 { INPUT, "f_csr", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 220 { INPUT, "lo16", HW_H_UINT, CGEN_MODE_UIN [all...] |
H A D | xstormy16-desc.c | 229 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 392 { "imm2", XSTORMY16_OPERAND_IMM2, HW_H_UINT, 10, 2, 396 { "imm3", XSTORMY16_OPERAND_IMM3, HW_H_UINT, 4, 3, 400 { "imm3b", XSTORMY16_OPERAND_IMM3B, HW_H_UINT, 17, 3, 404 { "imm4", XSTORMY16_OPERAND_IMM4, HW_H_UINT, 8, 4, 408 { "imm8", XSTORMY16_OPERAND_IMM8, HW_H_UINT, 8, 8, 412 { "imm8small", XSTORMY16_OPERAND_IMM8SMALL, HW_H_UINT, 8, 8, 420 { "imm16", XSTORMY16_OPERAND_IMM16, HW_H_UINT, 16, 16, 424 { "lmem8", XSTORMY16_OPERAND_LMEM8, HW_H_UINT, 8, 8, 428 { "hmem8", XSTORMY16_OPERAND_HMEM8, HW_H_UINT, [all...] |
H A D | iq2000-desc.c | 223 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 348 { "shamt", IQ2000_OPERAND_SHAMT, HW_H_UINT, 10, 5, 352 { "imm", IQ2000_OPERAND_IMM, HW_H_UINT, 15, 16, 368 { "mask", IQ2000_OPERAND_MASK, HW_H_UINT, 9, 4, 372 { "maskq10", IQ2000_OPERAND_MASKQ10, HW_H_UINT, 10, 5, 376 { "maskl", IQ2000_OPERAND_MASKL, HW_H_UINT, 4, 5, 380 { "count", IQ2000_OPERAND_COUNT, HW_H_UINT, 15, 7, 384 { "_index", IQ2000_OPERAND__INDEX, HW_H_UINT, 8, 9, 388 { "execode", IQ2000_OPERAND_EXECODE, HW_H_UINT, 25, 20, 392 { "bytecount", IQ2000_OPERAND_BYTECOUNT, HW_H_UINT, [all...] |
H A D | lm32-desc.c | 223 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 294 { "shift", LM32_OPERAND_SHIFT, HW_H_UINT, 4, 5, 302 { "uimm", LM32_OPERAND_UIMM, HW_H_UINT, 15, 16, 318 { "user", LM32_OPERAND_USER, HW_H_UINT, 10, 11, 322 { "exception", LM32_OPERAND_EXCEPTION, HW_H_UINT, 25, 26, 326 { "hi16", LM32_OPERAND_HI16, HW_H_UINT, 15, 16, 330 { "lo16", LM32_OPERAND_LO16, HW_H_UINT, 15, 16,
|
/netbsd-current/external/gpl3/binutils.old/dist/opcodes/ |
H A D | mt-desc.c | 196 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 337 { "imm16z", MT_OPERAND_IMM16Z, HW_H_UINT, 15, 16, 341 { "imm16o", MT_OPERAND_IMM16O, HW_H_UINT, 15, 16, 345 { "rc", MT_OPERAND_RC, HW_H_UINT, 15, 1, 349 { "rcnum", MT_OPERAND_RCNUM, HW_H_UINT, 14, 3, 353 { "contnum", MT_OPERAND_CONTNUM, HW_H_UINT, 8, 9, 357 { "rbbc", MT_OPERAND_RBBC, HW_H_UINT, 25, 2, 361 { "colnum", MT_OPERAND_COLNUM, HW_H_UINT, 18, 3, 365 { "rownum", MT_OPERAND_ROWNUM, HW_H_UINT, 14, 3, 369 { "rownum1", MT_OPERAND_ROWNUM1, HW_H_UINT, 1 [all...] |
H A D | fr30-desc.c | 261 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 419 { "u4", FR30_OPERAND_U4, HW_H_UINT, 8, 4, 423 { "u4c", FR30_OPERAND_U4C, HW_H_UINT, 12, 4, 427 { "u8", FR30_OPERAND_U8, HW_H_UINT, 8, 8, 431 { "i8", FR30_OPERAND_I8, HW_H_UINT, 4, 8, 435 { "udisp6", FR30_OPERAND_UDISP6, HW_H_UINT, 8, 4, 455 { "u10", FR30_OPERAND_U10, HW_H_UINT, 8, 8, 459 { "i32", FR30_OPERAND_I32, HW_H_UINT, 0, 32, 467 { "i20", FR30_OPERAND_I20, HW_H_UINT, 0, 20, 471 { "dir8", FR30_OPERAND_DIR8, HW_H_UINT, [all...] |
H A D | lm32-opinst.c | 61 { INPUT, "uimm", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (UIMM), 0, 0 }, 67 { INPUT, "hi16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (HI16), 0, 0 }, 74 { INPUT, "f_r0", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 111 { INPUT, "f_r0", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 112 { INPUT, "f_r1", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 113 { INPUT, "f_r2", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 144 { INPUT, "lo16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (LO16), 0, 0 }, 189 { INPUT, "user", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (USER), 0, 0 }, 195 { INPUT, "f_csr", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 220 { INPUT, "lo16", HW_H_UINT, CGEN_MODE_UIN [all...] |
H A D | xc16x-desc.c | 632 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 793 { "uimm4", XC16X_OPERAND_UIMM4, HW_H_UINT, 15, 4, 797 { "uimm7", XC16X_OPERAND_UIMM7, HW_H_UINT, 15, 7, 801 { "uimm8", XC16X_OPERAND_UIMM8, HW_H_UINT, 23, 8, 805 { "uimm16", XC16X_OPERAND_UIMM16, HW_H_UINT, 31, 16, 841 { "seg", XC16X_OPERAND_SEG, HW_H_UINT, 15, 8, 845 { "seghi8", XC16X_OPERAND_SEGHI8, HW_H_UINT, 23, 8, 865 { "bit1", XC16X_OPERAND_BIT1, HW_H_UINT, 11, 1, 869 { "bit2", XC16X_OPERAND_BIT2, HW_H_UINT, 11, 2, 873 { "bit4", XC16X_OPERAND_BIT4, HW_H_UINT, 1 [all...] |
H A D | xstormy16-desc.c | 228 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 391 { "imm2", XSTORMY16_OPERAND_IMM2, HW_H_UINT, 10, 2, 395 { "imm3", XSTORMY16_OPERAND_IMM3, HW_H_UINT, 4, 3, 399 { "imm3b", XSTORMY16_OPERAND_IMM3B, HW_H_UINT, 17, 3, 403 { "imm4", XSTORMY16_OPERAND_IMM4, HW_H_UINT, 8, 4, 407 { "imm8", XSTORMY16_OPERAND_IMM8, HW_H_UINT, 8, 8, 411 { "imm8small", XSTORMY16_OPERAND_IMM8SMALL, HW_H_UINT, 8, 8, 419 { "imm16", XSTORMY16_OPERAND_IMM16, HW_H_UINT, 16, 16, 423 { "lmem8", XSTORMY16_OPERAND_LMEM8, HW_H_UINT, 8, 8, 427 { "hmem8", XSTORMY16_OPERAND_HMEM8, HW_H_UINT, [all...] |
H A D | iq2000-desc.c | 222 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 347 { "shamt", IQ2000_OPERAND_SHAMT, HW_H_UINT, 10, 5, 351 { "imm", IQ2000_OPERAND_IMM, HW_H_UINT, 15, 16, 367 { "mask", IQ2000_OPERAND_MASK, HW_H_UINT, 9, 4, 371 { "maskq10", IQ2000_OPERAND_MASKQ10, HW_H_UINT, 10, 5, 375 { "maskl", IQ2000_OPERAND_MASKL, HW_H_UINT, 4, 5, 379 { "count", IQ2000_OPERAND_COUNT, HW_H_UINT, 15, 7, 383 { "_index", IQ2000_OPERAND__INDEX, HW_H_UINT, 8, 9, 387 { "execode", IQ2000_OPERAND_EXECODE, HW_H_UINT, 25, 20, 391 { "bytecount", IQ2000_OPERAND_BYTECOUNT, HW_H_UINT, [all...] |
H A D | lm32-desc.c | 222 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 293 { "shift", LM32_OPERAND_SHIFT, HW_H_UINT, 4, 5, 301 { "uimm", LM32_OPERAND_UIMM, HW_H_UINT, 15, 16, 317 { "user", LM32_OPERAND_USER, HW_H_UINT, 10, 11, 321 { "exception", LM32_OPERAND_EXCEPTION, HW_H_UINT, 25, 26, 325 { "hi16", LM32_OPERAND_HI16, HW_H_UINT, 15, 16, 329 { "lo16", LM32_OPERAND_LO16, HW_H_UINT, 15, 16,
|
H A D | ip2k-desc.c | 273 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 339 { "addr16cjp", IP2K_OPERAND_ADDR16CJP, HW_H_UINT, 12, 13, 351 { "bitno", IP2K_OPERAND_BITNO, HW_H_UINT, 11, 3, 355 { "addr16p", IP2K_OPERAND_ADDR16P, HW_H_UINT, 2, 3, 359 { "addr16h", IP2K_OPERAND_ADDR16H, HW_H_UINT, 7, 8, 363 { "addr16l", IP2K_OPERAND_ADDR16L, HW_H_UINT, 7, 8, 367 { "reti3", IP2K_OPERAND_RETI3, HW_H_UINT, 2, 3,
|
/netbsd-current/external/gpl3/gdb.old/dist/opcodes/ |
H A D | mt-desc.c | 196 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 337 { "imm16z", MT_OPERAND_IMM16Z, HW_H_UINT, 15, 16, 341 { "imm16o", MT_OPERAND_IMM16O, HW_H_UINT, 15, 16, 345 { "rc", MT_OPERAND_RC, HW_H_UINT, 15, 1, 349 { "rcnum", MT_OPERAND_RCNUM, HW_H_UINT, 14, 3, 353 { "contnum", MT_OPERAND_CONTNUM, HW_H_UINT, 8, 9, 357 { "rbbc", MT_OPERAND_RBBC, HW_H_UINT, 25, 2, 361 { "colnum", MT_OPERAND_COLNUM, HW_H_UINT, 18, 3, 365 { "rownum", MT_OPERAND_ROWNUM, HW_H_UINT, 14, 3, 369 { "rownum1", MT_OPERAND_ROWNUM1, HW_H_UINT, 1 [all...] |
H A D | fr30-desc.c | 261 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 419 { "u4", FR30_OPERAND_U4, HW_H_UINT, 8, 4, 423 { "u4c", FR30_OPERAND_U4C, HW_H_UINT, 12, 4, 427 { "u8", FR30_OPERAND_U8, HW_H_UINT, 8, 8, 431 { "i8", FR30_OPERAND_I8, HW_H_UINT, 4, 8, 435 { "udisp6", FR30_OPERAND_UDISP6, HW_H_UINT, 8, 4, 455 { "u10", FR30_OPERAND_U10, HW_H_UINT, 8, 8, 459 { "i32", FR30_OPERAND_I32, HW_H_UINT, 0, 32, 467 { "i20", FR30_OPERAND_I20, HW_H_UINT, 0, 20, 471 { "dir8", FR30_OPERAND_DIR8, HW_H_UINT, [all...] |
H A D | lm32-opinst.c | 61 { INPUT, "uimm", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (UIMM), 0, 0 }, 67 { INPUT, "hi16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (HI16), 0, 0 }, 74 { INPUT, "f_r0", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 111 { INPUT, "f_r0", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 112 { INPUT, "f_r1", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 113 { INPUT, "f_r2", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 144 { INPUT, "lo16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (LO16), 0, 0 }, 189 { INPUT, "user", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (USER), 0, 0 }, 195 { INPUT, "f_csr", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 220 { INPUT, "lo16", HW_H_UINT, CGEN_MODE_UIN [all...] |
H A D | xc16x-desc.c | 632 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 793 { "uimm4", XC16X_OPERAND_UIMM4, HW_H_UINT, 15, 4, 797 { "uimm7", XC16X_OPERAND_UIMM7, HW_H_UINT, 15, 7, 801 { "uimm8", XC16X_OPERAND_UIMM8, HW_H_UINT, 23, 8, 805 { "uimm16", XC16X_OPERAND_UIMM16, HW_H_UINT, 31, 16, 841 { "seg", XC16X_OPERAND_SEG, HW_H_UINT, 15, 8, 845 { "seghi8", XC16X_OPERAND_SEGHI8, HW_H_UINT, 23, 8, 865 { "bit1", XC16X_OPERAND_BIT1, HW_H_UINT, 11, 1, 869 { "bit2", XC16X_OPERAND_BIT2, HW_H_UINT, 11, 2, 873 { "bit4", XC16X_OPERAND_BIT4, HW_H_UINT, 1 [all...] |
H A D | xstormy16-desc.c | 228 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 391 { "imm2", XSTORMY16_OPERAND_IMM2, HW_H_UINT, 10, 2, 395 { "imm3", XSTORMY16_OPERAND_IMM3, HW_H_UINT, 4, 3, 399 { "imm3b", XSTORMY16_OPERAND_IMM3B, HW_H_UINT, 17, 3, 403 { "imm4", XSTORMY16_OPERAND_IMM4, HW_H_UINT, 8, 4, 407 { "imm8", XSTORMY16_OPERAND_IMM8, HW_H_UINT, 8, 8, 411 { "imm8small", XSTORMY16_OPERAND_IMM8SMALL, HW_H_UINT, 8, 8, 419 { "imm16", XSTORMY16_OPERAND_IMM16, HW_H_UINT, 16, 16, 423 { "lmem8", XSTORMY16_OPERAND_LMEM8, HW_H_UINT, 8, 8, 427 { "hmem8", XSTORMY16_OPERAND_HMEM8, HW_H_UINT, [all...] |
H A D | iq2000-desc.c | 222 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 347 { "shamt", IQ2000_OPERAND_SHAMT, HW_H_UINT, 10, 5, 351 { "imm", IQ2000_OPERAND_IMM, HW_H_UINT, 15, 16, 367 { "mask", IQ2000_OPERAND_MASK, HW_H_UINT, 9, 4, 371 { "maskq10", IQ2000_OPERAND_MASKQ10, HW_H_UINT, 10, 5, 375 { "maskl", IQ2000_OPERAND_MASKL, HW_H_UINT, 4, 5, 379 { "count", IQ2000_OPERAND_COUNT, HW_H_UINT, 15, 7, 383 { "_index", IQ2000_OPERAND__INDEX, HW_H_UINT, 8, 9, 387 { "execode", IQ2000_OPERAND_EXECODE, HW_H_UINT, 25, 20, 391 { "bytecount", IQ2000_OPERAND_BYTECOUNT, HW_H_UINT, [all...] |
/netbsd-current/external/gpl3/gdb/dist/opcodes/ |
H A D | mt-desc.c | 197 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 338 { "imm16z", MT_OPERAND_IMM16Z, HW_H_UINT, 15, 16, 342 { "imm16o", MT_OPERAND_IMM16O, HW_H_UINT, 15, 16, 346 { "rc", MT_OPERAND_RC, HW_H_UINT, 15, 1, 350 { "rcnum", MT_OPERAND_RCNUM, HW_H_UINT, 14, 3, 354 { "contnum", MT_OPERAND_CONTNUM, HW_H_UINT, 8, 9, 358 { "rbbc", MT_OPERAND_RBBC, HW_H_UINT, 25, 2, 362 { "colnum", MT_OPERAND_COLNUM, HW_H_UINT, 18, 3, 366 { "rownum", MT_OPERAND_ROWNUM, HW_H_UINT, 14, 3, 370 { "rownum1", MT_OPERAND_ROWNUM1, HW_H_UINT, 1 [all...] |
H A D | fr30-desc.c | 262 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 420 { "u4", FR30_OPERAND_U4, HW_H_UINT, 8, 4, 424 { "u4c", FR30_OPERAND_U4C, HW_H_UINT, 12, 4, 428 { "u8", FR30_OPERAND_U8, HW_H_UINT, 8, 8, 432 { "i8", FR30_OPERAND_I8, HW_H_UINT, 4, 8, 436 { "udisp6", FR30_OPERAND_UDISP6, HW_H_UINT, 8, 4, 456 { "u10", FR30_OPERAND_U10, HW_H_UINT, 8, 8, 460 { "i32", FR30_OPERAND_I32, HW_H_UINT, 0, 32, 468 { "i20", FR30_OPERAND_I20, HW_H_UINT, 0, 20, 472 { "dir8", FR30_OPERAND_DIR8, HW_H_UINT, [all...] |
H A D | lm32-opinst.c | 61 { INPUT, "uimm", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (UIMM), 0, 0 }, 67 { INPUT, "hi16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (HI16), 0, 0 }, 74 { INPUT, "f_r0", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 111 { INPUT, "f_r0", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 112 { INPUT, "f_r1", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 113 { INPUT, "f_r2", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 144 { INPUT, "lo16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (LO16), 0, 0 }, 189 { INPUT, "user", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (USER), 0, 0 }, 195 { INPUT, "f_csr", HW_H_UINT, CGEN_MODE_UINT, 0, 0, 0 }, 220 { INPUT, "lo16", HW_H_UINT, CGEN_MODE_UIN [all...] |
H A D | xstormy16-desc.c | 229 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 392 { "imm2", XSTORMY16_OPERAND_IMM2, HW_H_UINT, 10, 2, 396 { "imm3", XSTORMY16_OPERAND_IMM3, HW_H_UINT, 4, 3, 400 { "imm3b", XSTORMY16_OPERAND_IMM3B, HW_H_UINT, 17, 3, 404 { "imm4", XSTORMY16_OPERAND_IMM4, HW_H_UINT, 8, 4, 408 { "imm8", XSTORMY16_OPERAND_IMM8, HW_H_UINT, 8, 8, 412 { "imm8small", XSTORMY16_OPERAND_IMM8SMALL, HW_H_UINT, 8, 8, 420 { "imm16", XSTORMY16_OPERAND_IMM16, HW_H_UINT, 16, 16, 424 { "lmem8", XSTORMY16_OPERAND_LMEM8, HW_H_UINT, 8, 8, 428 { "hmem8", XSTORMY16_OPERAND_HMEM8, HW_H_UINT, [all...] |
H A D | iq2000-desc.c | 223 { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 348 { "shamt", IQ2000_OPERAND_SHAMT, HW_H_UINT, 10, 5, 352 { "imm", IQ2000_OPERAND_IMM, HW_H_UINT, 15, 16, 368 { "mask", IQ2000_OPERAND_MASK, HW_H_UINT, 9, 4, 372 { "maskq10", IQ2000_OPERAND_MASKQ10, HW_H_UINT, 10, 5, 376 { "maskl", IQ2000_OPERAND_MASKL, HW_H_UINT, 4, 5, 380 { "count", IQ2000_OPERAND_COUNT, HW_H_UINT, 15, 7, 384 { "_index", IQ2000_OPERAND__INDEX, HW_H_UINT, 8, 9, 388 { "execode", IQ2000_OPERAND_EXECODE, HW_H_UINT, 25, 20, 392 { "bytecount", IQ2000_OPERAND_BYTECOUNT, HW_H_UINT, [all...] |