| /netbsd-6-1-5-RELEASE/sys/arch/hpcmips/hpcmips/ |
| H A D | interrupt.c | 55 * cpu_intr:
63 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
66 (*platform.cpu_intr)(ppl, pc, status);
|
| /netbsd-6-1-5-RELEASE/sys/arch/hpcmips/include/ |
| H A D | sysconf.h | 57 * cpu_intr - interrupt handler
65 void (*cpu_intr)(int, vaddr_t, u_int32_t); member in struct:platform
|
| /netbsd-6-1-5-RELEASE/sys/arch/ews4800mips/ews4800mips/ |
| H A D | interrupt.c | 66 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/mipsco/mipsco/ |
| H A D | interrupt.c | 45 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/sgimips/sgimips/ |
| H A D | cpu.c | 58 void cpu_intr(int, vaddr_t, uint32_t);
105 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/pmax/pmax/ |
| H A D | interrupt.c | 87 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/sbmips/sbmips/ |
| H A D | systemsw.c | 87 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/evbmips/evbmips/ |
| H A D | interrupt.c | 51 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/arc/arc/ |
| H A D | interrupt.c | 100 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/algor/algor/ |
| H A D | algor_intr.c | 123 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/usr.sbin/cpuctl/ |
| H A D | cpuctl.c | 64 static void cpu_intr(char **);
78 { "intr", 1, 0, cpu_intr },
160 cpu_intr(char **argv) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/emips/emips/ |
| H A D | interrupt.c | 98 cpu_intr(int ppl, uint32_t status, vaddr_t pc) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/hpcmips/tx/ |
| H A D | tx39.c | 85 #define TX_INTR cpu_intr /* locore_mips3 directly call this */
110 platform.cpu_intr = TX_INTR;
|
| H A D | tx39icu.c | 69 #define TX_INTR cpu_intr /* locore_mips3 directly call this */
|
| /netbsd-6-1-5-RELEASE/sys/arch/hpcmips/vr/ |
| H A D | vr.c | 151 #define VR_INTR cpu_intr /* locore_mips3 directly call this */
299 platform.cpu_intr = VR_INTR;
|
| /netbsd-6-1-5-RELEASE/sys/arch/newsmips/newsmips/ |
| H A D | machdep.c | 532 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/cobalt/cobalt/ |
| H A D | interrupt.c | 417 cpu_intr(int ppl, vaddr_t pc, uint32_t status) function
|
| /netbsd-6-1-5-RELEASE/sys/arch/mips/include/ |
| H A D | cpu.h | 451 * cpu_intr(ppl, pc, status); (most state needed by clockframe)
453 void cpu_intr(int, vaddr_t, uint32_t);
|
| /netbsd-6-1-5-RELEASE/sys/arch/mips/mips/ |
| H A D | locore_mips1.S | 386 * call cpu_intr() to process it.
511 jal _C_LABEL(cpu_intr) # cpu_intr(ppl, pc, status)
802 jal _C_LABEL(cpu_intr) # cpu_intr(ppl, pc, status)
|
| H A D | mipsX_subr.S | 829 * call cpu_intr() to process it.
952 jal _C_LABEL(cpu_intr) # cpu_intr(ppl, pc, status)
1319 jal _C_LABEL(cpu_intr) # cpu_intr(ppl, pc, status)
|
| /netbsd-6-1-5-RELEASE/external/cddl/osnet/dist/uts/common/ |
| H A D | Makefile.files | 47 cpu_intr.o \
|