Searched refs:phy_addr (Results 1 - 25 of 49) sorted by relevance

12

/freebsd-current/sys/contrib/ncsw/Peripherals/FM/MAC/
H A Dfman_memac_mii_acc.c37 uint8_t phy_addr, uint8_t reg, uint16_t data)
56 iowrite32be(phy_addr, &mii_regs->mdio_ctrl);
73 uint8_t phy_addr, uint8_t reg, uint16_t *data)
92 iowrite32be(phy_addr, &mii_regs->mdio_ctrl);
100 tmp_reg = phy_addr;
116 uint8_t phy_addr, uint8_t reg, uint16_t data)
130 tmp_reg = (phy_addr << MDIO_CTL_PHY_ADDR_SHIFT);
147 uint8_t phy_addr, uint8_t reg, uint16_t *data)
161 tmp_reg = (phy_addr << MDIO_CTL_PHY_ADDR_SHIFT);
181 uint8_t phy_addr, uint8_
36 write_phy_reg_10g(struct memac_mii_access_mem_map *mii_regs, uint8_t phy_addr, uint8_t reg, uint16_t data) argument
72 read_phy_reg_10g(struct memac_mii_access_mem_map *mii_regs, uint8_t phy_addr, uint8_t reg, uint16_t *data) argument
115 write_phy_reg_1g(struct memac_mii_access_mem_map *mii_regs, uint8_t phy_addr, uint8_t reg, uint16_t data) argument
146 read_phy_reg_1g(struct memac_mii_access_mem_map *mii_regs, uint8_t phy_addr, uint8_t reg, uint16_t *data) argument
180 fman_memac_mii_write_phy_reg(struct memac_mii_access_mem_map *mii_regs, uint8_t phy_addr, uint8_t reg, uint16_t data, enum enet_speed enet_speed) argument
195 fman_memac_mii_read_phy_reg(struct memac_mii_access_mem_map *mii_regs, uint8_t phy_addr, uint8_t reg, uint16_t *data, enum enet_speed enet_speed) argument
[all...]
/freebsd-current/sys/contrib/ncsw/inc/flib/
H A Dfsl_fman_memac_mii_acc.h72 uint8_t phy_addr, uint8_t reg, uint16_t *data,
75 uint8_t phy_addr, uint8_t reg, uint16_t data,
/freebsd-current/sys/dev/xilinx/
H A Dif_xaevar.h60 int phy_addr; member in struct:xae_softc
H A Dif_xae.c104 xae_miibus_read_reg(sc->dev, sc->phy_addr, _r)
106 xae_miibus_write_reg(sc->dev, sc->phy_addr, _r, _v)
152 xae_get_phyaddr(phandle_t node, int *phy_addr) argument
167 *phy_addr = phy_reg;
1010 if (xae_get_phyaddr(node, &sc->phy_addr) != 0)
1015 xae_media_status, BMSR_DEFCAPMASK, sc->phy_addr,
/freebsd-current/sys/dev/cxgb/common/
H A Dcxgb_aq100x.c463 t3_aq100x_phy_prep(pinfo_t *pinfo, int phy_addr, argument
471 cphy_init(&pinfo->phy, adapter, pinfo, phy_addr, &aq100x_ops, mdio_ops,
479 gpio = phy_addr ? F_GPIO10_OUT_VAL : F_GPIO6_OUT_VAL;
496 phy_addr, err, v);
506 phy_addr, v);
514 CH_WARN(adapter, "PHY%d: unknown firmware %d.%d\n", phy_addr,
521 phy_addr);
531 "(0x%x, 0x%x).\n", phy_addr, v, v2);
536 "(0x%x).\n", phy_addr, v);
H A Dcxgb_common.h148 int (*read)(adapter_t *adapter, int phy_addr, int mmd_addr,
150 int (*write)(adapter_t *adapter, int phy_addr, int mmd_addr,
583 int (*mdio_read)(adapter_t *adapter, int phy_addr, int mmd_addr,
585 int (*mdio_write)(adapter_t *adapter, int phy_addr, int mmd_addr,
604 int phy_addr, struct cphy_ops *phy_ops,
608 phy->addr = (u8)phy_addr;
839 int t3_mi1_read(adapter_t *adapter, int phy_addr, int mmd_addr, int reg_addr,
841 int t3_mi1_write(adapter_t *adapter, int phy_addr, int mmd_addr, int reg_addr,
844 int t3_mv88e1xxx_phy_prep(pinfo_t *pinfo, int phy_addr,
846 int t3_vsc8211_phy_prep(pinfo_t *pinfo, int phy_addr,
603 cphy_init(struct cphy *phy, adapter_t *adapter, pinfo_t *pinfo, int phy_addr, struct cphy_ops *phy_ops, const struct mdio_ops *mdio_ops, unsigned int caps, const char *desc) argument
[all...]
H A Dcxgb_tn1010.c212 int t3_tn1010_phy_prep(pinfo_t *pinfo, int phy_addr, argument
215 cphy_init(&pinfo->phy, pinfo->adapter, pinfo, phy_addr, &tn1010_ops, mdio_ops,
H A Dcxgb_mv88e1xxx.c297 int t3_mv88e1xxx_phy_prep(pinfo_t *pinfo, int phy_addr, argument
303 cphy_init(phy, pinfo->adapter, pinfo, phy_addr, &mv88e1xxx_ops, mdio_ops,
H A Dcxgb_vsc8211.c428 int t3_vsc8211_phy_prep(pinfo_t *pinfo, int phy_addr, argument
435 cphy_init(&pinfo->phy, pinfo->adapter, pinfo, phy_addr, &vsc8211_ops, mdio_ops,
H A Dcxgb_ael1002.c343 int t3_ael1002_phy_prep(pinfo_t *pinfo, int phy_addr, argument
349 cphy_init(phy, pinfo->adapter, pinfo, phy_addr, &ael1002_ops, mdio_ops,
425 int t3_ael1006_phy_prep(pinfo_t *pinfo, int phy_addr, argument
430 cphy_init(phy, pinfo->adapter, pinfo, phy_addr, &ael1006_ops, mdio_ops,
1383 int t3_ael2005_phy_prep(pinfo_t *pinfo, int phy_addr, argument
1389 cphy_init(phy, pinfo->adapter, pinfo, phy_addr, &ael2005_ops, mdio_ops,
2135 int t3_ael2020_phy_prep(pinfo_t *pinfo, int phy_addr, argument
2141 cphy_init(phy, pinfo->adapter, pinfo, phy_addr, &ael2020_ops, mdio_ops,
2214 int t3_qt2045_phy_prep(pinfo_t *pinfo, int phy_addr, argument
2220 cphy_init(phy, pinfo->adapter, pinfo, phy_addr,
2295 t3_xaui_direct_phy_prep(pinfo_t *pinfo, int phy_addr, const struct mdio_ops *mdio_ops) argument
[all...]
/freebsd-current/sys/contrib/dev/iwlwifi/fw/
H A Dpaging.c255 __le32 phy_addr; local
258 phy_addr = cpu_to_le32(addr);
259 paging_cmd.device_phy_addr[blk_idx] = phy_addr;
/freebsd-current/sys/dev/neta/
H A Dif_mvneta_fdt.c207 sc->phy_addr = MII_PHY_ANY;
220 if (OF_getencprop(phy_handle, "reg", &sc->phy_addr,
221 sizeof(sc->phy_addr)) <= 0) {
H A Dif_mvnetavar.h270 int phy_addr; member in struct:mvneta_softc
/freebsd-current/sys/dev/enetc/
H A Denetc.h97 int phy_addr; member in struct:enetc_softc
/freebsd-current/sys/dev/ixgbe/
H A Dixgbe_phy.c282 * @phy_addr: PHY address to probe
286 static bool ixgbe_probe_phy(struct ixgbe_hw *hw, u16 phy_addr) argument
290 if (!ixgbe_validate_phy_addr(hw, phy_addr)) {
292 phy_addr);
324 u16 phy_addr; local
339 phy_addr = (hw->phy.nw_mng_if_sel &
342 if (ixgbe_probe_phy(hw, phy_addr))
348 for (phy_addr = 0; phy_addr < IXGBE_MAX_PHY_ADDR; phy_addr
400 ixgbe_validate_phy_addr(struct ixgbe_hw *hw, u32 phy_addr) argument
[all...]
H A Dixgbe_phy.h158 bool ixgbe_validate_phy_addr(struct ixgbe_hw *hw, u32 phy_addr);
/freebsd-current/sys/dev/bxe/
H A Dbxe_elink.h212 #define ELINK_FW_PARAM_SET(phy_addr, phy_type, mdio_access) \
213 (phy_addr | phy_type | mdio_access << ELINK_FW_PARAM_MDIO_CTRL_OFFSET)
530 elink_status_t elink_phy_read(struct elink_params *params, uint8_t phy_addr,
533 elink_status_t elink_phy_write(struct elink_params *params, uint8_t phy_addr,
/freebsd-current/sys/dev/ixl/
H A Di40e_prototype.h625 u16 reg, u8 phy_addr, u16 *value);
627 u16 reg, u8 phy_addr, u16 value);
629 u8 page, u16 reg, u8 phy_addr, u16 *value);
631 u8 page, u16 reg, u8 phy_addr, u16 value);
633 u8 page, u16 reg, u8 phy_addr, u16 *value);
635 u8 page, u16 reg, u8 phy_addr, u16 value);
H A Di40e_common.c6427 * @phy_addr: PHY address on MDIO interface
6433 u16 reg, u8 phy_addr, u16 *value)
6441 (phy_addr << I40E_GLGEN_MSCA_PHYADD_SHIFT) |
6472 * @phy_addr: PHY address on MDIO interface
6478 u16 reg, u8 phy_addr, u16 value)
6489 (phy_addr << I40E_GLGEN_MSCA_PHYADD_SHIFT) |
6513 * @phy_addr: PHY address on MDIO interface
6519 u8 page, u16 reg, u8 phy_addr, u16 *value)
6528 (phy_addr << I40E_GLGEN_MSCA_PHYADD_SHIFT) |
6551 (phy_addr << I40E_GLGEN_MSCA_PHYADD_SHIF
6432 i40e_read_phy_register_clause22(struct i40e_hw *hw, u16 reg, u8 phy_addr, u16 *value) argument
6477 i40e_write_phy_register_clause22(struct i40e_hw *hw, u16 reg, u8 phy_addr, u16 value) argument
6518 i40e_read_phy_register_clause45(struct i40e_hw *hw, u8 page, u16 reg, u8 phy_addr, u16 *value) argument
6592 i40e_write_phy_register_clause45(struct i40e_hw *hw, u8 page, u16 reg, u8 phy_addr, u16 value) argument
6659 i40e_write_phy_register(struct i40e_hw *hw, u8 page, u16 reg, u8 phy_addr, u16 value) argument
6698 i40e_read_phy_register(struct i40e_hw *hw, u8 page, u16 reg, u8 phy_addr, u16 *value) argument
6759 u8 phy_addr = 0; local
6826 u8 phy_addr = 0; local
6855 u8 phy_addr = 0; local
6888 u8 phy_addr = 0; local
[all...]
/freebsd-current/sys/dev/hptiop/
H A Dhptiop.c825 u_int64_t phy_addr; local
828 phy_addr = hba->ctlcfgcmd_phy |
833 hptiop_mv_inbound_write(phy_addr, hba);
849 u_int64_t phy_addr; local
855 phy_addr = hba->ctlcfgcmd_phy;
859 | ((phy_addr >> 16) & 0xffff0000);
860 reqhdr->context = ((phy_addr & 0xffffffff) << 32 )
872 hba->u.mvfrey.inlist[index].addr = phy_addr;
1292 u_int64_t phy_addr; local
1295 phy_addr
2704 bus_addr_t phy_addr = (segs->ds_addr + 0x1F) & ~(bus_addr_t)0x1F; local
[all...]
/freebsd-current/sys/dev/e1000/
H A De1000_phy.c3069 u32 phy_addr = 0; local
3075 for (phy_addr = 0; phy_addr < E1000_MAX_PHY_ADDR; phy_addr++) {
3076 hw->phy.addr = phy_addr;
3106 u32 phy_addr = 2; local
3109 phy_addr = 1;
3111 return phy_addr;
3550 u32 phy_addr = hw->phy.addr = e1000_get_phy_addr_for_hv_page(page); local
3581 hw->phy.addr = phy_addr;
3660 u32 phy_addr = hw->phy.addr = e1000_get_phy_addr_for_hv_page(page); local
3775 u32 phy_addr = 2; local
[all...]
/freebsd-current/sys/dev/etherswitch/felix/
H A Dfelix.c361 uint32_t phy_addr; local
433 size = OF_getencprop(node, "reg", &phy_addr, sizeof(phy_addr));
441 sc->ports[port].phyaddr = phy_addr;
445 phy_addr, MII_OFFSET_ANY, 0);
/freebsd-current/sys/dev/fdt/
H A Dfdt_common.c380 fdt_get_phyaddr(phandle_t node, device_t dev, int *phy_addr, void **phy_sc) argument
397 *phy_addr = phy_reg;
/freebsd-current/sys/dev/al_eth/
H A Dal_eth.h311 uint8_t phy_addr; member in struct:al_eth_adapter
/freebsd-current/usr.sbin/bhyve/
H A Dpci_e82545.c410 uint8_t phy_addr, uint32_t data)
412 DPRINTF("Write mdi reg:0x%x phy:0x%x data: 0x%x", reg_addr, phy_addr, data);
417 uint8_t phy_addr)
419 //DPRINTF("Read mdi reg:0x%x phy:0x%x", reg_addr, phy_addr);
436 DPRINTF("Unknown mdi read reg:0x%x phy:0x%x", reg_addr, phy_addr);
1802 uint8_t phy_addr = (uint8_t)((value & E1000_MDIC_PHY_MASK) >> local
1813 sc->mdi_control |= e82545_read_mdi(sc, reg_addr, phy_addr);
1816 e82545_write_mdi(sc, reg_addr, phy_addr,
409 e82545_write_mdi(struct e82545_softc *sc __unused, uint8_t reg_addr, uint8_t phy_addr, uint32_t data) argument
416 e82545_read_mdi(struct e82545_softc *sc __unused, uint8_t reg_addr, uint8_t phy_addr) argument

Completed in 207 milliseconds

12