Searched refs:pwr (Results 1 - 11 of 11) sorted by relevance

/freebsd-9.3-release/sys/dev/ath/ath_hal/ar9002/
H A Dar9280_olc.h39 uint8_t *calChans, uint16_t availPiers, uint8_t *pwr, uint8_t *pcdacIdx);
H A Dar9280_olc.c63 uint8_t *calChans, uint16_t availPiers, uint8_t *pwr, uint8_t *pcdacIdx)
81 *pwr = rawDatasetOpLoop[idxL].pwrPdg[0][0];
84 *pwr = (rawDatasetOpLoop[idxL].pwrPdg[0][0] +
220 * pdadc vs pwr table needs to be adjusted prior to writing to the
396 * pdadc vs pwr table needs to be adjusted prior to writing to the
60 ar9280olcGetTxGainIndex(struct ath_hal *ah, const struct ieee80211_channel *chan, struct calDataPerFreqOpLoop *rawDatasetOpLoop, uint8_t *calChans, uint16_t availPiers, uint8_t *pwr, uint8_t *pcdacIdx) argument
H A Dar9280_attach.c154 uint8_t pwr; local
297 ecode = ath_hal_eepromGet(ah, AR_EEP_PWDCLKIND, &pwr);
298 if (AR_SREV_MERLIN_20_OR_LATER(ah) && ecode == HAL_OK && pwr == 0) {
309 ath_hal_printf(ah, "[ath]: default pwr offset: %d dBm != EEPROM pwr offset: %d dBm; curves will be adjusted.\n",
/freebsd-9.3-release/sys/dev/ath/ath_hal/ar5212/
H A Dar5111.c405 int16_t pwr; local
492 pwr = (uint16_t)(PWR_STEP *
497 for (i = 0; i < (2 * (pwr - PWR_MIN) / EEP_SCALE + 1); i++) {
503 while (pwr < pScaledUpDbm[pcdacStruct.numPcdacValues - 1] &&
505 pwr += PWR_STEP;
507 while (pwr < pScaledUpDbm[pcdacStruct.numPcdacValues - 1] &&
508 (pwr - pScaledUpDbm[i])*(pwr - pScaledUpDbm[i+1]) > 0)
511 scaledPcdac = (uint16_t)(interpolate(pwr,
547 uint16_t lPwr, uPwr; /* lower and upper temp pwr value
[all...]
/freebsd-9.3-release/sys/boot/ficl/
H A Dvm.c667 int pwr; local
673 pwr = isPowerOfTwo((FICL_UNS)radix);
680 else if (pwr != 0)
683 FICL_UNS mask = (FICL_UNS) ~(-1 << pwr);
687 v >>= pwr; local
/freebsd-9.3-release/sys/dev/ath/ath_hal/ar5211/
H A Dar5211_reset.c1386 int16_t pwr; local
1446 pwr = (uint16_t)(PWR_STEP * ((minScaledPwr - PWR_MIN + PWR_STEP / 2) / PWR_STEP) + PWR_MIN);
1450 for (i = 0; i < (2 * (pwr - PWR_MIN) / EEP_SCALE + 1); i++)
1454 while (pwr < pScaledUpDbm[pcdacStruct.numPcdacValues - 1]) {
1455 pwr += PWR_STEP;
1457 while (pwr < pScaledUpDbm[pcdacStruct.numPcdacValues - 1] &&
1458 (pwr - pScaledUpDbm[i])*(pwr - pScaledUpDbm[i+1]) > 0)
1461 scaledPcdac = (uint16_t)(ar5211GetInterpolatedValue(pwr,
1701 uint16_t lPwr, uPwr; /* lower and upper temp pwr value
[all...]
/freebsd-9.3-release/sys/dev/sdhci/
H A Dsdhci.c426 uint8_t pwr; local
433 pwr = 0;
434 WR1(slot, SDHCI_POWER_CONTROL, pwr);
441 pwr |= SDHCI_POWER_180;
445 pwr |= SDHCI_POWER_300;
449 pwr |= SDHCI_POWER_330;
452 WR1(slot, SDHCI_POWER_CONTROL, pwr);
454 pwr |= SDHCI_POWER_ON;
455 WR1(slot, SDHCI_POWER_CONTROL, pwr);
/freebsd-9.3-release/sys/dev/sound/pci/
H A Dcsa.c777 int i, j, pwr; local
784 pwr = 1;
788 pwr = 0;
809 if (!pwr)
821 if (!pwr)
/freebsd-9.3-release/sys/dev/wpi/
H A Dif_wpi.c3459 int pwr, idx; local
3466 pwr = group->maxpwr / 2;
3471 pwr -= IEEE80211_IS_CHAN_2GHZ(c) ? 0 : 5;
3474 pwr -= IEEE80211_IS_CHAN_2GHZ(c) ? 7 : 10;
3477 pwr -= IEEE80211_IS_CHAN_2GHZ(c) ? 9 : 12;
3482 pwr = min(pwr, sc->maxpwr[chan]);
3486 if (pwr > sample[1].power)
3489 idx = interpolate(pwr, sample[0].power, sample[0].index,
/freebsd-9.3-release/sys/dev/iwn/
H A Dif_iwn.c4324 int maxchpwr, pwr, ridx, idx; local
4351 pwr = maxpwr;
4355 pwr -= 15; /* OFDM48: -7.5dB */
4357 pwr -= 17; /* OFDM54: -8.5dB */
4359 pwr -= 20; /* OFDM60: -10dB */
4361 pwr -= 10; /* Others: -5dB */
4364 if (pwr > maxchpwr)
4365 pwr = maxchpwr;
4367 idx = gain - (pwr - power) - tdiff - vdiff;
/freebsd-9.3-release/sys/dev/nfe/
H A Dif_nfe.c870 uint32_t pwr; local
880 pwr = NFE_READ(sc, NFE_PWR2_CTL);
881 pwr &= ~NFE_PWR2_WAKEUP_MASK;
885 pwr |= NFE_PWR2_REVA3;
886 NFE_WRITE(sc, NFE_PWR2_CTL, pwr);

Completed in 240 milliseconds