| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FixupBWInsts.cpp | 195 const auto SubRegIdx = TRI->getSubRegIndex(SuperDestReg, OrigDestReg);
324 if (TRI->getSubRegIndex(NewSrcReg, OldSrc.getReg()) !=
325 TRI->getSubRegIndex(NewDestReg, OldDest.getReg()))
|
| H A D | X86InstructionSelector.cpp | 204 static unsigned getSubRegIndex(const TargetRegisterClass *RC) { function
260 .addImm(getSubRegIndex(SrcRC));
289 I.getOperand(1).setSubReg(getSubRegIndex(DstRC));
932 .addImm(getSubRegIndex(SrcRC));
|
| H A D | X86InstrInfo.cpp | 8263 if (unsigned SubRegIdx = TRI->getSubRegIndex(DestReg, DescribedReg)) {
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/MC/ |
| H A D | MCRegisterInfo.cpp | 44 unsigned MCRegisterInfo::getSubRegIndex(MCRegister Reg,
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCQPXLoadSplat.cpp | 104 TRI->getSubRegIndex(SrcReg, MI->getOperand(0).getReg());
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | RDFRegisters.cpp | 182 LaneBitmask SM = TRI.getSubRegIndexLaneMask(SI.getSubRegIndex());
228 if (unsigned Idx = TRI.getSubRegIndex(R, RR.Reg))
230 if (unsigned Idx = TRI.getSubRegIndex(RR.Reg, R)) {
|
| H A D | LivePhysRegs.cpp | 164 unsigned SI = S.getSubRegIndex();
|
| H A D | MachineCopyPropagation.cpp | 343 unsigned SubIdx = TRI->getSubRegIndex(PreviousSrc, Src);
344 return SubIdx == TRI->getSubRegIndex(PreviousDef, Def);
|
| H A D | StackMaps.cpp | 159 unsigned SubRegIdx = TRI->getSubRegIndex(LLVMRegNum, MOI->getReg());
|
| H A D | AggressiveAntiDepBreaker.cpp | 661 unsigned NewSubRegIdx = TRI->getSubRegIndex(SuperReg, Reg);
|
| H A D | RDFLiveness.cpp | 866 LaneBitmask M = TRI.getSubRegIndexLaneMask(S.getSubRegIndex());
|
| /freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/MIRParser/ |
| H A D | MIParser.h | 114 unsigned getSubRegIndex(StringRef Name);
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | RDFCopy.cpp | 127 if (RR.Mask == TRI.getSubRegIndexLaneMask(S.getSubRegIndex()))
|
| H A D | HexagonBlockRanges.cpp | 245 unsigned SI = S.getSubRegIndex();
285 SRs.insert({R.Reg, I.getSubRegIndex()});
|
| /freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/MC/ |
| H A D | MCRegisterInfo.h | 464 unsigned getSubRegIndex(MCRegister RegNo, MCRegister SubRegNo) const;
618 unsigned getSubRegIndex() const { function in class:llvm::MCSubRegIndexIterator
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | DwarfExpression.cpp | 122 unsigned Idx = TRI.getSubRegIndex(*SR, MachineReg);
145 unsigned Idx = TRI.getSubRegIndex(MachineReg, *SR);
|
| /freebsd-13-stable/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | CodeGenRegisters.cpp | 400 Parts.push_back(getSubRegIndex(SR->ExplicitSubRegs[j]));
485 if (Cand == this || getSubRegIndex(Cand))
496 assert(getSubRegIndex(SubReg) == SubRegIdx && "LeadingSuperRegs correct");
498 if (CodeGenSubRegIndex *SubRegIdx = getSubRegIndex(SubReg)) {
537 CodeGenSubRegIndex *SubIdx = getSubRegIndex(SI->second);
1415 CodeGenSubRegIndex *Idx3 = Reg1.getSubRegIndex(Reg3);
|
| H A D | CodeGenRegisters.h | 194 CodeGenSubRegIndex *getSubRegIndex(const CodeGenRegister *Reg) const { function in struct:llvm::CodeGenRegister
|
| H A D | RegisterInfoEmitter.cpp | 925 SRIs.push_back(Reg.getSubRegIndex(S));
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/MIRParser/ |
| H A D | MIParser.cpp | 183 unsigned PerTargetMIParsingState::getSubRegIndex(StringRef Name) { function in class:PerTargetMIParsingState
1419 SubReg = PFS.Target.getSubRegIndex(Name);
1981 unsigned SubRegIndex = PFS.Target.getSubRegIndex(Token.stringValue());
|