| /freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | AllocationOrder.cpp | 36 Order = RegClassInfo.getOrder(MF.getRegInfo().getRegClass(VirtReg));
|
| H A D | AllocationOrder.h | 50 ArrayRef<MCPhysReg> getOrder() const { return Order; } function in class:llvm::AllocationOrder
|
| H A D | RegAllocBase.cpp | 137 RegClassInfo.getOrder(MRI->getRegClass(VirtReg->reg)).front());
|
| H A D | BreakFalseDeps.cpp | 153 ArrayRef<MCPhysReg> Order = RegClassInfo.getOrder(OpRC);
|
| H A D | RegAllocGreedy.cpp | 1025 for (auto PhysReg : Order.getOrder()) {
1111 unsigned OrderLimit = Order.getOrder().size();
1130 if (TRI->getCostPerUse(Order.getOrder().back()) >= CostPerUseLimit) {
1543 for (auto PhysReg : Order.getOrder()) {
|
| H A D | CriticalAntiDepBreaker.cpp | 404 ArrayRef<MCPhysReg> Order = RegClassInfo.getOrder(RC);
|
| H A D | RegAllocFast.cpp | 716 ArrayRef<MCPhysReg> AllocationOrder = RegClassInfo.getOrder(&RC);
763 ArrayRef<MCPhysReg> AllocationOrder = RegClassInfo.getOrder(&RC);
|
| H A D | AggressiveAntiDepBreaker.cpp | 627 ArrayRef<MCPhysReg> Order = RegClassInfo.getOrder(SuperRC);
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SDNodeDbgValue.h | 121 unsigned getOrder() const { return Order; } function in class:llvm::SDDbgValue
161 unsigned getOrder() const { return Order; } function in class:llvm::SDDbgLabel
|
| H A D | ScheduleDAGSDNodes.cpp | 750 unsigned DVOrder = DV->getOrder();
953 return LHS->getOrder() < RHS->getOrder();
966 if ((*DI)->getOrder() < LastOrder || (*DI)->getOrder() >= Order)
992 assert((*DI)->getOrder() >= LastOrder &&
1014 (*DLI)->getOrder() >= LastOrder && (*DLI)->getOrder() < Order;
|
| H A D | SelectionDAGDumper.cpp | 783 OS << " DbgVal(Order=" << getOrder() << ')';
|
| H A D | SelectionDAG.cpp | 8353 std::max(ToNode->getIROrder(), Dbg->getOrder()));
8393 DV->isIndirect(), DV->getDebugLoc(), DV->getOrder());
|
| /freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | RegisterClassInfo.h | 93 /// getOrder - Returns the preferred allocation order for RC. The order
96 ArrayRef<MCPhysReg> getOrder(const TargetRegisterClass *RC) const { function in class:llvm::RegisterClassInfo
121 /// the registers in getOrder(RC).
126 /// Get the position of the last cost change in getOrder(RC).
128 /// All registers in getOrder(RC).slice(getLastCostChange(RC)) will have the
|
| /freebsd-13-stable/stand/ficl/ |
| H A D | search.c | 110 static void getOrder(FICL_VM *pVM) function
371 dictAppendWord(dp, "get-order", getOrder, FW_DEFAULT);
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIPreAllocateWWMRegs.cpp | 107 for (unsigned PhysReg : RegClassInfo.getOrder(MRI->getRegClass(Reg))) {
|
| /freebsd-13-stable/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | RegisterInfoEmitter.cpp | 1051 ArrayRef<Record*> Order = RC.getOrder();
1091 << RC.getOrder().size() << ", sizeof(" << RC.getName() << "Bits), "
1234 ArrayRef<Record*> Order = RC.getOrder();
1384 ArrayRef<Record*> Elems = RC.getOrder(oi);
1397 if (RC.getOrder(oi).empty())
|
| H A D | CodeGenRegisters.h | 430 ArrayRef<Record*> getOrder(unsigned No = 0) const { function in class:llvm::CodeGenRegisterClass
438 // getOrder(0).
|
| H A D | AsmMatcherEmitter.cpp | 1226 RegisterSet(RC.getOrder().begin(), RC.getOrder().end()));
1302 ClassInfo *CI = RegisterSetClasses[RegisterSet(RC.getOrder().begin(),
1303 RC.getOrder().end())];
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64A57FPLoadBalancing.cpp | 519 auto Ord = RCI.getOrder(TRI->getRegClass(RegClassID));
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMLowOverheadLoops.cpp | 90 const SmallVectorImpl<MachineBasicBlock*> &getOrder() const { function in class:__anon4030::PostOrderLoopTraversal
1575 const SmallVectorImpl<MachineBasicBlock*> &PostOrder = DFS.getOrder();
|
| H A D | ARMLoadStoreOptimizer.cpp | 589 for (unsigned Reg : RegClassInfo.getOrder(&RegClass))
|
| /freebsd-13-stable/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | CGOpenMPRuntime.h | 514 unsigned getOrder() const { return Order; } function
|
| H A D | CGAtomic.cpp | 816 llvm::Value *Order = EmitScalarExpr(E->getOrder());
|
| H A D | CGOpenMPRuntime.cpp | 3114 GetMDInt(Line), GetMDInt(E.getOrder())};
3128 OrderedEntries[E.getOrder()] = std::make_tuple(&E, Loc, ParentName);
3129 ParentFunctions[E.getOrder()] = ParentName;
3153 GetMDInt(E.getFlags()), GetMDInt(E.getOrder())};
3156 OrderedEntries[E.getOrder()] =
3173 StringRef FnName = ParentFunctions[CE->getOrder()];
|
| /freebsd-13-stable/contrib/llvm-project/clang/include/clang/AST/ |
| H A D | Expr.h | 6095 Expr *getOrder() const { function in class:clang::final::final::final::AtomicExpr
|