Searched refs:SETOLT (Results 1 - 21 of 21) sorted by relevance
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 1053 SETOLT, // 0 1 0 0 True if ordered and less than enumerator in enum:llvm::ISD::CondCode
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | Analysis.cpp | 207 case FCmpInst::FCMP_OLT: return ISD::SETOLT; 227 case ISD::SETOLT: case ISD::SETULT: return ISD::SETLT;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIInsertSkips.cpp | 207 case ISD::SETOLT:
|
H A D | AMDGPUISelLowering.cpp | 1287 case ISD::SETOLT: 2282 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOLT);
|
H A D | R600ISelLowering.cpp | 130 setCondCodeAction(ISD::SETOLT, MVT::f32, Expand);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGDumper.cpp | 411 case ISD::SETOLT: return "setolt";
|
H A D | TargetLowering.cpp | 330 case ISD::SETOLT: 3816 return DAG.getSetCC(dl, VT, N0, N1, ISD::SETOLT);
|
H A D | SelectionDAG.cpp | 438 case ISD::SETOLT: Result = ISD::SETULT ; break; // SETULT & SETNE 2021 case ISD::SETOLT: 2094 case ISD::SETOLT: return getBoolConstant(R==APFloat::cmpLessThan, dl, VT,
|
H A D | LegalizeDAG.cpp | 1687 case ISD::SETOLT:
|
H A D | DAGCombiner.cpp | 8328 case ISD::SETOLT: 12502 case ISD::SETOLT: 20071 Sqrt.getOperand(0) == CmpLHS && (CC == ISD::SETOLT ||
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCISelDAGToDAG.cpp | 3800 case ISD::SETOLT: 3827 case ISD::SETOLT: 3870 case ISD::SETOLT: 3897 case ISD::SETOLT: 3898 case ISD::SETLT: return 0; // Bit #0 = SETOLT 3936 case ISD::SETOLT: CC = ISD::SETOGT; Swap = true; break;
|
H A D | PPCISelLowering.cpp | 7612 case ISD::SETOLT:
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Lanai/ |
H A D | LanaiISelLowering.cpp | 854 case ISD::SETOLT:
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 2128 DAG.getConstantFP(0.5, SL, VT), ISD::SETOLT); 2154 DAG.getConstantFP(0.5, SL, VT), ISD::SETOLT);
|
H A D | NVPTXISelDAGToDAG.cpp | 549 case ISD::SETOLT:
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsSEISelLowering.cpp | 1836 Op->getOperand(2), ISD::SETOLT);
|
H A D | MipsISelLowering.cpp | 610 case ISD::SETOLT: return Mips::FCOND_OLT;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Sparc/ |
H A D | SparcISelLowering.cpp | 1390 case ISD::SETOLT: return SPCC::FCC_L;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 1861 case ISD::SETOLT: CondCode = ARMCC::MI; break; 4657 else if (CC == ISD::SETUGT || CC == ISD::SETOGT || CC == ISD::SETOLT || 4663 if (CC == ISD::SETOLE || CC == ISD::SETULE || CC == ISD::SETOLT || 6279 case ISD::SETOLT:
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 4888 case ISD::SETOLT: 4906 case ISD::SETOLT: // flipped 21174 case ISD::SETOLT: SSECC = 1; break; [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 1567 case ISD::SETOLT:
|
Completed in 837 milliseconds