Searched refs:cycle (Results 76 - 91 of 91) sorted by relevance

1234

/linux-master/sound/soc/fsl/
H A Dfsl_spdif.c413 u32 val, cycle = 1000; local
425 } while ((val & SCR_SOFT_RESET) && cycle--);
431 if (cycle)
/linux-master/drivers/media/common/siano/
H A Dsmscoreapi.h717 u32 burst_cycle_time; /* Current burst cycle time in mSec,
719 u32 calc_burst_cycle_time;/* Current burst cycle time in mSec,
898 u32 cycle; member in struct:sms_pid_stats_data::PID_BURST_S
/linux-master/sound/firewire/
H A Disight.c165 static void isight_packet(struct fw_iso_context *context, u32 cycle, argument
/linux-master/drivers/firewire/
H A Dcore-cdev.c965 static void iso_callback(struct fw_iso_context *context, u32 cycle, argument
977 e->interrupt.cycle = cycle;
1239 a->cycle, a->sync, a->tags);
H A Dcore-card.c427 * make sure we have an active cycle master and do gap count
471 * cycle master capable.
522 * Make sure that the cycle master sends cycle start packets.
657 s32 cycle, u32 sync, u32 tags)
741 * @cycle_time: The mutual reference to value of cycle time for the read operation.
656 dummy_start_iso(struct fw_iso_context *ctx, s32 cycle, u32 sync, u32 tags) argument
H A Dohci.c384 ", nonatomic cycle timer = " __stringify(QUIRK_CYCLE_TIMER)
510 [0x8] = "cycle start", [0x9] = "Lk req",
1752 * iso cycle timer register:
1801 * the most significant bit of the cycle timer in bit 6 so that we can detect
1988 * If the invalid data looks like a cycle start packet,
1989 * it's likely to be the result of the cycle master
2192 ohci_notice(ohci, "isochronous cycle too long\n");
2205 ohci_notice(ohci, "isochronous cycle inconsistent\n");
2700 * We might be called just after the cycle timer has wrapped
3091 s32 cycle, u3
3090 ohci_start_iso(struct fw_iso_context *base, s32 cycle, u32 sync, u32 tags) argument
[all...]
H A Dnet.c748 u32 cycle, size_t header_length, void *header, void *data)
747 fwnet_receive_broadcast(struct fw_iso_context *context, u32 cycle, size_t header_length, void *header, void *data) argument
/linux-master/drivers/gpu/drm/bridge/synopsys/
H A Ddw-mipi-dsi.c195 #define PHY_STOP_WAIT_TIME(cycle) (((cycle) & 0xff) << 8)
/linux-master/drivers/gpu/drm/rockchip/
H A Ddw-mipi-dsi-rockchip.c42 #define PHY_STOP_WAIT_TIME(cycle) (((cycle) & 0xff) << 8)
/linux-master/drivers/net/ethernet/freescale/
H A Dfec_main.c3057 * TCTT unit is cycle_ns * 64 cycle
3129 unsigned int cycle; local
3144 cycle = fec_enet_us_to_itr_clock(ndev, ec->rx_coalesce_usecs);
3145 if (cycle > 0xFFFF) {
3150 cycle = fec_enet_us_to_itr_clock(ndev, ec->tx_coalesce_usecs);
3151 if (cycle > 0xFFFF) {
/linux-master/fs/bcachefs/
H A Dtrace.h1239 const char *cycle),
1240 TP_ARGS(trans, cycle)
/linux-master/include/linux/
H A Dlibata.h1011 unsigned short cycle; /* t0 */ member in struct:ata_timing
1264 extern u8 ata_timing_cycle2mode(unsigned int xfer_shift, int cycle);
/linux-master/drivers/perf/
H A Dalibaba_uncore_drw_pmu.c199 ALI_DRW_PMU_EVENT_ATTR(cycle, 0x80),
/linux-master/drivers/ata/
H A Dlibata-core.c1741 /* This is cycle times not frequency - watch the logic! */
1742 if (pio > 240) /* PIO2 is 240nS per cycle */
3328 * ata_timing_cycle2mode - find xfer mode for the specified cycle duration
3330 * @cycle: cycle duration in ns
3332 * Return matching xfer mode for @cycle. The returned mode is of
3333 * the transfer type specified by @xfer_shift. If @cycle is too
3334 * slow for @xfer_shift, 0xff is returned. If @cycle is faster
3343 u8 ata_timing_cycle2mode(unsigned int xfer_shift, int cycle) argument
3360 this_cycle = t->cycle;
[all...]
/linux-master/drivers/usb/gadget/udc/
H A Dtegra-xudc.c356 BUILD_TRB_RW(cycle, control, 0, 0x1)
1344 * and must correct trb cycle bit to the last un-enqueued state.
1359 * Retrieve the correct cycle bit state from the first trb of
/linux-master/arch/x86/kvm/
H A Dx86.c2744 * a small delta (1 second) of virtual cycle time against the
9918 u64 cycle; local
9931 if (!kvm_get_walltime_and_clockread(&ts, &cycle))
9936 clock_pairing.tsc = kvm_read_l1_tsc(vcpu, cycle);
10486 * exception and start the cycle all over.
12445 * loose cycle time. This isn't too big a deal, since the loss will be

Completed in 483 milliseconds

1234