/freebsd-11-stable/contrib/gcc/ |
H A D | reg-stack.c | 1466 case ABS:
|
H A D | rtl.h | 38 #undef ABS /* Likewise. */ macro
|
H A D | reload1.c | 2565 case ABS: 2786 case ABS:
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | TargetLoweringBase.cpp | 650 setOperationAction(ISD::ABS, VT, Expand);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.cpp | 1390 setOperationAction(ISD::ABS, MVT::i32, Legal); 1391 setOperationAction(ISD::ABS, MVT::i64, Legal);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 1553 case ISD::ABS: return visitABS(N); 3216 if (TLI.isOperationLegalOrCustom(ISD::ABS, VT)) { 3224 return DAG.getNode(ISD::ABS, SDLoc(N), VT, S0); 7168 if (TLI.isOperationLegalOrCustom(ISD::ABS, VT)) { 7178 return DAG.getNode(ISD::ABS, DL, VT, S0); 8205 return DAG.getNode(ISD::ABS, SDLoc(N), VT, N0); 8207 if (N0.getOpcode() == ISD::ABS) 8908 if (TLI.isOperationLegalOrCustom(ISD::ABS, VT)) 8909 return DAG.getNode(ISD::ABS, DL, VT, LHS);
|
H A D | SelectionDAG.cpp | 3314 case ISD::ABS: { 4416 case ISD::ABS: 4538 case ISD::ABS: 4698 case ISD::ABS: 4700 "Invalid ABS!");
|
H A D | LegalizeDAG.cpp | 2722 case ISD::ABS:
|
H A D | SelectionDAGBuilder.cpp | 3366 Opc = ISD::ABS;
|
/freebsd-11-stable/contrib/gcc/config/s390/ |
H A D | s390.c | 522 if ((GET_CODE (op0) == NEG || GET_CODE (op0) == ABS) 561 /* The only overflow condition of NEG and ABS happens when 565 if ((GET_CODE (op0) == NEG || GET_CODE (op0) == ABS)
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 202 setOperationAction(ISD::ABS , MVT::i16 , Custom); 203 setOperationAction(ISD::ABS , MVT::i32 , Custom); 205 setOperationAction(ISD::ABS , MVT::i64 , Custom); 931 setOperationAction(ISD::ABS, VT, Custom); 1053 setOperationAction(ISD::ABS, MVT::v16i8, Legal); 1054 setOperationAction(ISD::ABS, MVT::v8i16, Legal); 1055 setOperationAction(ISD::ABS, MVT::v4i32, Legal); 1283 setOperationAction(ISD::ABS, MVT::v4i64, Custom); 1299 setOperationAction(ISD::ABS, VT, HasInt256 ? Legal : Custom); 1563 setOperationAction(ISD::ABS, V [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUInstructionSelector.cpp | 1887 Mods |= SISrcMods::ABS;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 216 for (auto Opcode : {ISD::ABS, ISD::SMIN, ISD::SMAX, ISD::UMIN, ISD::UMAX}) 269 setOperationAction(ISD::ABS, VT, Legal); 1489 setTargetDAGCombine(ISD::ABS); 3737 return DAG.getNode(ISD::ABS, SDLoc(Op), Op.getValueType(), 9467 case ISD::ABS: 10746 case ARM::ABS: 10748 // To insert an ABS instruction, we have to insert the 10754 // V1 = ABS V0 10758 // RSBBB: V3 = RSBri V2, 0 (compute ABS if V2 < 0) 10811 // reuse ABSDstReg to not change uses of ABS instructio [all...] |
H A D | ARMISelDAGToDAG.cpp | 280 // Select special operations if node forms integer ABS pattern 2961 /// which represent Integer ABS into: 2964 /// ARM::ABS or ARM::t2ABS machine node. 2987 unsigned Opcode = Subtarget->isThumb2() ? ARM::t2ABS : ARM::ABS; 3165 // Select special operations if XOR node forms integer ABS pattern
|
/freebsd-11-stable/contrib/gcc/config/arm/ |
H A D | arm.c | 4589 case ABS: 4795 case ABS:
|
/freebsd-11-stable/cddl/contrib/opensolaris/cmd/zdb/ |
H A D | zdb.c | 3490 total_leaked += ABS(bytes_leaked);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 496 setOperationAction(ISD::ABS, Ty, Legal);
|
/freebsd-11-stable/contrib/gcc/config/i386/ |
H A D | i386.c | 9845 /* Generate code for floating point ABS or NEG. */ 9865 /* NEG and ABS performed with SSE use bitwise mask operations. 9868 mask = ix86_build_signbit_mask (elt_mode, vector_mode, code == ABS); 9933 op0 = simplify_unary_operation (ABS, mode, op0, mode); 18114 case ABS:
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 924 setOperationAction(ISD::ABS, VT, Legal); 2957 Result = DAG.getNode(ISD::ABS, dl, MVT::v1i64, Result); 2960 return DAG.getNode(ISD::ABS, dl, Ty, Op.getOperand(1));
|
/freebsd-11-stable/contrib/gcc/config/ia64/ |
H A D | ia64.c | 5713 case FIX: case UNSIGNED_FLOAT: case UNSIGNED_FIX: case ABS:
|
/freebsd-11-stable/contrib/gcc/config/sparc/ |
H A D | sparc.c | 8470 case ABS:
|
/freebsd-11-stable/contrib/gcc/config/mips/ |
H A D | mips.c | 2653 case ABS:
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
H A D | AMDGPUAsmParser.cpp | 106 Operand |= Abs ? SISrcMods::ABS : 0u;
|
/freebsd-11-stable/contrib/gcc/config/rs6000/ |
H A D | rs6000.c | 6662 /* ABS* operations. */ 19061 case ABS:
|