Searched refs:readl (Results 326 - 350 of 2395) sorted by relevance

<<11121314151617181920>>

/linux-master/drivers/mmc/host/
H A Dowl-mmc.c125 regval = readl(reg);
142 state = readl(owl_host->base + OWL_REG_SD_STATE);
144 state = readl(owl_host->base + OWL_REG_SD_STATE);
223 mode |= (readl(owl_host->base + OWL_REG_SD_CTL) & (0xff << 16));
254 state = readl(owl_host->base + OWL_REG_SD_STATE);
271 cmd->resp[3] = readl(owl_host->base + OWL_REG_SD_RSPBUF0);
272 cmd->resp[2] = readl(owl_host->base + OWL_REG_SD_RSPBUF1);
273 cmd->resp[1] = readl(owl_host->base + OWL_REG_SD_RSPBUF2);
274 cmd->resp[0] = readl(owl_host->base + OWL_REG_SD_RSPBUF3);
276 resp[0] = readl(owl_hos
[all...]
/linux-master/drivers/clk/samsung/
H A Dclk-cpu.c129 if (!(readl(div_reg) & mask))
133 if (!(readl(div_reg) & mask))
149 if (((readl(mux_reg) >> mux_pos) & mask) == mux_value)
153 if (((readl(mux_reg) >> mux_pos) & mask) == mux_value)
171 div0 = readl(base + regs->div_cpu0);
223 if (readl(base + regs->mux_sel) & E4210_MUX_HPM_MASK)
224 div1 = readl(base + regs->div_cpu1) &
256 mux_reg = readl(base + regs->mux_sel);
297 mux_reg = readl(base + regs->mux_sel);
369 mux_reg = readl(bas
[all...]
/linux-master/drivers/tty/serial/
H A Dsunplus-uart.c87 unsigned int lsr = readl(port->membase + SUP_UART_LSR);
94 unsigned int lsr = readl(port->membase + SUP_UART_LSR);
101 unsigned int mcr = readl(port->membase + SUP_UART_MCR);
135 mcr = readl(port->membase + SUP_UART_MCR);
159 isc = readl(port->membase + SUP_UART_ISC);
168 isc = readl(port->membase + SUP_UART_ISC);
177 isc = readl(port->membase + SUP_UART_ISC);
189 lcr = readl(port->membase + SUP_UART_LCR);
233 unsigned int lsr = readl(port->membase + SUP_UART_LSR);
237 ch = readl(por
[all...]
H A Dlpc32xx_hs.c102 if (LPC32XX_HSU_TX_LEV(readl(LPC32XX_HSUART_LEVEL(
116 if (LPC32XX_HSU_TX_LEV(readl(LPC32XX_HSUART_LEVEL(
240 while ((readl(LPC32XX_HSUART_LEVEL(port->membase)) > 0) &&
242 readl(LPC32XX_HSUART_FIFO(port->membase));
251 tmp = readl(LPC32XX_HSUART_FIFO(port->membase));
268 tmp = readl(LPC32XX_HSUART_FIFO(port->membase));
276 u32 level = readl(LPC32XX_HSUART_LEVEL(port->membase));
299 status = readl(LPC32XX_HSUART_IIR(port->membase));
341 if (LPC32XX_HSU_TX_LEV(readl(LPC32XX_HSUART_LEVEL(port->membase))) == 0)
366 tmp = readl(LPC32XX_HSUART_CTR
[all...]
/linux-master/drivers/clk/mvebu/
H A Dclk-corediv.c86 return !!(readl(corediv->reg) & enable_mask);
99 reg = readl(corediv->reg);
118 reg = readl(corediv->reg);
133 reg = readl(corediv->reg + soc_desc->ratio_offset);
167 reg = readl(corediv->reg + soc_desc->ratio_offset);
173 reg = readl(corediv->reg) | BIT(desc->fieldbit);
177 reg = readl(corediv->reg) | soc_desc->ratio_reload;
/linux-master/drivers/phy/samsung/
H A Dphy-exynos5250-usb2.c212 otg = readl(drv->reg_phy + EXYNOS_5250_USBOTGSYS);
242 ctrl0 = readl(drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);
264 otg = readl(drv->reg_phy + EXYNOS_5250_USBOTGSYS);
301 ehci = readl(drv->reg_phy + EXYNOS_5250_HOSTEHCICTRL);
309 ohci = readl(drv->reg_phy + EXYNOS_5250_HOSTOHCICTRL);
332 otg = readl(drv->reg_phy + EXYNOS_5250_USBOTGSYS);
339 ctrl0 = readl(drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);
/linux-master/drivers/clk/renesas/
H A Dclk-div6.c51 val = (readl(clock->reg) & ~(CPG_DIV6_DIV_MASK | CPG_DIV6_CKSTP))
63 val = readl(clock->reg);
80 return !(readl(clock->reg) & CPG_DIV6_CKSTP);
157 val = readl(clock->reg) & ~CPG_DIV6_DIV_MASK;
174 hw_index = (readl(clock->reg) & clock->src_mask) >>
195 writel((readl(clock->reg) & ~clock->src_mask) | src, clock->reg);
264 clock->div = (readl(clock->reg) & CPG_DIV6_DIV_MASK) + 1;
/linux-master/drivers/usb/gadget/udc/
H A Dnet2280.h28 return readl(&regs->idxdata);
266 u32 val = readl(&dev->regs->gpioctl);
289 u32 val = readl(&dev->regs->gpioctl);
302 writel(readl(&dev->regs->gpioctl) & ~0x0f,
338 u32 tmp = readl(&ep->cfg->ep_cfg) &
349 readl(&ep->regs->ep_rsp);
356 tmp = readl(&ep->regs->ep_stat);
H A Dmv_udc_core.c90 epctrlx = readl(&udc->op_regs->epctrlx[0]);
112 epctrlx = readl(&udc->op_regs->epctrlx[0]);
189 while (readl(&udc->op_regs->epstatus) & bit_pos)
274 if (readl(&udc->op_regs->epprime) & bit_pos)
280 usbcmd = readl(&udc->op_regs->usbcmd);
285 epstatus = readl(&udc->op_regs->epstatus) & bit_pos;
294 if (readl(&udc->op_regs->usbcmd)
309 usbcmd = readl(&udc->op_regs->usbcmd);
466 if ((readl(&udc->op_regs->epprime) & bit_pos)
467 || (readl(
[all...]
/linux-master/drivers/clk/ingenic/
H A Dx1830-cgu.c62 writel((readl(reg_opcr) | OPCR_SPENDN0) & ~OPCR_GATE_USBPHYCLK, reg_opcr);
63 writel(readl(reg_usbpcr) & ~USBPCR_OTG_DISABLE & ~USBPCR_SIDDQ, reg_usbpcr);
72 writel((readl(reg_opcr) & ~OPCR_SPENDN0) | OPCR_GATE_USBPHYCLK, reg_opcr);
73 writel(readl(reg_usbpcr) | USBPCR_OTG_DISABLE | USBPCR_SIDDQ, reg_usbpcr);
81 return (readl(reg_opcr) & OPCR_SPENDN0) &&
82 !(readl(reg_usbpcr) & USBPCR_SIDDQ) &&
83 !(readl(reg_usbpcr) & USBPCR_OTG_DISABLE);
/linux-master/drivers/clk/
H A Dclk-en7523.c161 val = readl(base + desc->base_reg);
180 val = readl(base + reg);
194 return !!(readl(cg->base + REG_PCI_CONTROL) & REG_PCI_CONTROL_REFCLK_EN1);
204 val = readl(np_base + REG_PCI_CONTROL);
215 val = readl(np_base + REG_RESET_CONTROL);
227 val = readl(np_base + REG_PCI_CONTROL);
242 val = readl(np_base + REG_PCI_CONTROL);
/linux-master/drivers/net/ethernet/marvell/octeon_ep/
H A Doctep_ctrl_mbox.c101 mbox->barmem_sz = readl(OCTEP_CTRL_MBOX_INFO_BARMEM_SZ(mbox->barmem));
109 mbox->h2fq.sz = readl(OCTEP_CTRL_MBOX_H2FQ_SZ(mbox->barmem));
114 mbox->f2hq.sz = readl(OCTEP_CTRL_MBOX_F2HQ_SZ(mbox->barmem));
175 pi = readl(q->hw_prod);
176 ci = readl(q->hw_cons);
237 pi = readl(q->hw_prod);
238 ci = readl(q->hw_cons);
/linux-master/drivers/scsi/isci/
H A Dphy.c108 tl_control = readl(&iphy->transport_layer_registers->control);
158 phy_configuration = readl(&llr->phy_configuration);
203 reg = readl(&xcvr->afe_xcvr_control0);
207 reg = readl(&xcvr->afe_tx_ssc_control);
215 reg = readl(&xcvr->afe_tx_ssc_control);
219 reg = readl(&llr->stp_control);
284 sp_timeouts = readl(&llr->sas_phy_timeouts);
416 tl_control = readl(&iphy->transport_layer_registers->control);
426 readl(&iphy->link_layer_registers->phy_configuration);
439 readl(
[all...]
/linux-master/drivers/ata/
H A Dahci_qoriq.c118 px_cmd = readl(port_mmio + PORT_CMD);
119 px_is = readl(port_mmio + PORT_IRQ_STAT);
132 px_val = readl(port_mmio + PORT_CMD);
136 px_val = readl(port_mmio + PORT_IRQ_STAT);
190 writel(readl(qpriv->ecc_addr) |
214 writel(readl(qpriv->ecc_addr) |
231 writel(readl(qpriv->ecc_addr) |
/linux-master/drivers/rtc/
H A Drtc-stmp3xxx.c137 if (!(readl(rtc_data->io + STMP3XXX_RTC_STAT) &
142 return (readl(rtc_data->io + STMP3XXX_RTC_STAT) &
156 rtc_time64_to_tm(readl(rtc_data->io + STMP3XXX_RTC_SECONDS), rtc_tm);
172 u32 status = readl(rtc_data->io + STMP3XXX_RTC_CTRL);
210 rtc_time64_to_tm(readl(rtc_data->io + STMP3XXX_RTC_ALARM), &alm->time);
272 rtc_stat = readl(rtc_data->io + STMP3XXX_RTC_STAT);
285 if (readl(rtc_data->io + STMP3XXX_RTC_CTRL) &
/linux-master/drivers/input/keyboard/
H A Dnomadik-ske-keypad.c82 ret = readl(keypad->reg_base + addr);
101 while ((readl(keypad->reg_base + SKE_RIS) != 0x00000000) && timeout--)
113 value = readl(keypad->reg_base + SKE_DBCR);
157 ske_ris = readl(keypad->reg_base + SKE_RIS);
181 ske_asr = readl(keypad->reg_base + SKE_ASR0 + (4 * i));
208 while ((readl(keypad->reg_base + SKE_CR) & SKE_KPASON) && --timeout)
215 while ((readl(keypad->reg_base + SKE_RIS)) && --timeout)
/linux-master/drivers/phy/sunplus/
H A Dphy-sunplus-usb2.c104 val = readl(usbphy->phy_regs + CONFIG7);
135 val = readl(usbphy->phy_regs + CONFIG9);
139 val = readl(usbphy->phy_regs + CONFIG1);
143 val = readl(usbphy->phy_regs + CONFIG23);
175 pll_pwr_off = (readl(usbphy->moon4_regs + UPHY_CONTROL3) & ~LOW_MASK_BITS)
177 pll_pwr_on = (readl(usbphy->moon4_regs + UPHY_CONTROL3) & ~LOW_MASK_BITS)
203 pll_pwr_off = (readl(usbphy->moon4_regs + UPHY_CONTROL3) & ~LOW_MASK_BITS)
/linux-master/drivers/pwm/
H A Dpwm-imx27.c135 val = readl(imx->mmio_base + MX3_PWMCR);
155 val = readl(imx->mmio_base + MX3_PWMPR);
167 val = readl(imx->mmio_base + MX3_PWMSAR);
189 cr = readl(imx->mmio_base + MX3_PWMCR);
206 sr = readl(imx->mmio_base + MX3_PWMSR);
213 sr = readl(imx->mmio_base + MX3_PWMSR);
339 pwmcr = readl(imx->mmio_base + MX3_PWMCR);
/linux-master/drivers/thermal/tegra/
H A Dsoctherm.c382 return readl(ts->ccroc_regs + reg);
429 val = readl(zone->reg);
487 r = readl(ts->regs + THERMCTL_THERMTRIP_CTL);
544 r = readl(ts->regs + reg_off);
641 r = readl(zn->ts->regs + THERMCTL_INTR_ENABLE);
653 r = readl(zn->ts->regs + THERMCTL_INTR_DISABLE);
666 r = readl(zone->ts->regs + zone->sg->thermctl_lvl0_offset);
810 r = readl(ts->regs + THERMCTL_INTR_STATUS);
839 st = readl(ts->regs + THERMCTL_INTR_STATUS);
916 r = readl(t
[all...]
/linux-master/drivers/clk/microchip/
H A Dclk-core.c101 return readl(pb->ctrl_reg) & PB_DIV_ENABLE;
147 return ((readl(pb->ctrl_reg) >> PB_DIV_SHIFT) & PB_DIV_MASK) + 1;
185 v = readl(pb->ctrl_reg);
251 return readl(refo->ctrl_reg) & REFO_ON;
282 v = (readl(refo->ctrl_reg) >> REFO_SEL_SHIFT) & REFO_SEL_MASK;
365 v = readl(refo->ctrl_reg);
369 v = readl(refo->ctrl_reg + REFO_TRIM_REG);
464 v = readl(refo->ctrl_reg);
501 v = readl(refo->ctrl_reg);
518 v = readl(ref
[all...]
/linux-master/drivers/net/can/
H A Dsun4i_can.c253 mod_reg_val = readl(priv->base + SUN4I_REG_MSEL_ADDR);
258 if (readl(priv->base + SUN4I_REG_MSEL_ADDR) & SUN4I_MSEL_RESET_MODE) {
274 mod_reg_val = readl(priv->base + SUN4I_REG_MSEL_ADDR);
279 if (!(readl(priv->base + SUN4I_REG_MSEL_ADDR) &
321 errors = readl(priv->base + SUN4I_REG_ERRC_ADDR);
359 mod_reg_val = readl(priv->base + SUN4I_REG_MSEL_ADDR);
492 fi = readl(priv->base + SUN4I_REG_BUF0_ADDR);
496 id = (readl(priv->base + SUN4I_REG_BUF1_ADDR) << 21) |
497 (readl(priv->base + SUN4I_REG_BUF2_ADDR) << 13) |
498 (readl(pri
[all...]
/linux-master/drivers/i2c/busses/
H A Di2c-exynos5.c265 writel(readl(i2c->regs + HSI2C_INT_STATUS),
354 t_ftl_cycle = (readl(i2c->regs + HSI2C_CONF) >> 16) & 0x7;
430 u32 i2c_conf = readl(i2c->regs + HSI2C_CONF);
431 u32 i2c_timeout = readl(i2c->regs + HSI2C_TIMEOUT);
455 i2c_ctl = readl(i2c->regs + HSI2C_CTL);
459 i2c_ctl = readl(i2c->regs + HSI2C_CTL);
487 int_status = readl(i2c->regs + HSI2C_INT_STATUS);
521 trans_status = readl(i2c->regs + HSI2C_TRANS_STATUS);
548 fifo_status = readl(i2c->regs + HSI2C_FIFO_STATUS);
554 readl(i2
[all...]
H A Di2c-s3c2410.c186 tmp = readl(i2c->regs + S3C2410_IICCON);
194 tmp = readl(i2c->regs + S3C2410_IICCON);
203 tmp = readl(i2c->regs + S3C2410_IICCON);
211 tmp = readl(i2c->regs + S3C2410_IICCON);
220 unsigned long tmp = readl(i2c->regs + S3C2410_IICCON);
231 if (!(readl(i2c->regs + S3C2410_IICSTAT)
266 iiccon = readl(i2c->regs + S3C2410_IICCON);
287 unsigned long iicstat = readl(i2c->regs + S3C2410_IICSTAT);
542 tmp = readl(i2c->regs + S3C2410_IICCON);
558 status = readl(i2
[all...]
/linux-master/drivers/pinctrl/samsung/
H A Dpinctrl-exynos.c66 mask = readl(bank->eint_base + reg_mask);
115 mask = readl(bank->eint_base + reg_mask);
162 con = readl(bank->eint_base + reg_con);
205 con = readl(bank->pctl_base + reg_con);
228 con = readl(bank->pctl_base + reg_con);
285 svc = readl(bank->eint_base + EXYNOSAUTO_SVC_OFFSET);
287 svc = readl(bank->eint_base + EXYNOS_SVC_OFFSET);
568 pend = readl(b->eint_base + b->irq_chip->eint_pend
570 mask = readl(b->eint_base + b->irq_chip->eint_mask
698 save->eint_con = readl(reg
[all...]
/linux-master/sound/arm/
H A Daaci.c44 v = readl(aaci->base + AACI_SLFR);
46 readl(aaci->base + AACI_SL2RX);
48 readl(aaci->base + AACI_SL1RX);
50 if (maincr != readl(aaci->base + AACI_MAINCR)) {
52 readl(aaci->base + AACI_MAINCR);
94 v = readl(aaci->base + AACI_SLFR);
132 v = readl(aaci->base + AACI_SLFR);
149 v = readl(aaci->base + AACI_SLFR) & (SLFR_1RXV|SLFR_2RXV);
159 v = readl(aaci->base + AACI_SL1RX) >> 12;
161 v = readl(aac
[all...]

Completed in 274 milliseconds

<<11121314151617181920>>