Searched refs:cache_line_size (Results 26 - 50 of 65) sorted by relevance

123

/linux-master/arch/s390/pci/
H A Dpci_irq.c443 zpci_ibv[cpu] = airq_iv_create(cache_line_size() * BITS_PER_BYTE,
/linux-master/drivers/edac/
H A Di7core_edac.c1983 const int cache_line_size = 64; local
1991 cache_line_size * 1000000;
2023 const u32 cache_line_size = 64; local
2043 1000000 * cache_line_size;
H A Dthunderx_edac.c340 unsigned int cline_size = cache_line_size();
411 unsigned int cline_size = cache_line_size();
/linux-master/drivers/net/ethernet/mellanox/mlx5/core/lib/
H A Daso.c133 if (MLX5_CAP_GEN(mdev, cqe_128_always) && cache_line_size() >= 128)
/linux-master/arch/x86/include/asm/
H A Dprocessor.h192 #define cache_line_size() (boot_cpu_data.x86_cache_alignment) macro
/linux-master/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_resource_helpers.c46 cache_lines_used = total_size_in_mall_bytes / dc->caps.cache_line_size + 2;
48 total_cache_lines = dc->caps.max_cab_allocation_bytes / dc->caps.cache_line_size;
/linux-master/drivers/pci/controller/
H A Dpcie-rockchip-ep.c118 rockchip_pcie_write(rockchip, hdr->cache_line_size,
/linux-master/kernel/trace/
H A Dring_buffer.c1517 bpage = kzalloc_node(ALIGN(sizeof(*bpage), cache_line_size()),
1587 cpu_buffer = kzalloc_node(ALIGN(sizeof(*cpu_buffer), cache_line_size()),
1603 bpage = kzalloc_node(ALIGN(sizeof(*bpage), cache_line_size()),
1688 buffer = kzalloc(ALIGN(sizeof(*buffer), cache_line_size()),
1718 buffer->buffers = kzalloc(ALIGN(bsize, cache_line_size()),
/linux-master/net/smc/
H A Dsmc_ib.c846 cqe_size_order = cache_line_size() == 128 ? 7 : 6;
/linux-master/drivers/net/ethernet/mellanox/mlx4/
H A Dmain.c380 if (cache_line_size() == 128 || cache_line_size() == 256) {
389 if (cache_line_size() != 32 && cache_line_size() != 64)
H A Dfw.c1904 ((ilog2(cache_line_size()) - 4) << 5) | (1 << 4);
1953 dev->caps.eqe_size = cache_line_size();
1954 dev->caps.cqe_size = cache_line_size();
/linux-master/drivers/iommu/
H A Diova.c727 cache_line_size());
/linux-master/drivers/pci/controller/dwc/
H A Dpcie-designware-ep.c122 hdr->cache_line_size);
/linux-master/drivers/pci/controller/cadence/
H A Dpcie-cadence-ep.c58 hdr->cache_line_size);
/linux-master/mm/
H A Dslab_common.c125 ralign = cache_line_size();
/linux-master/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_topology.c356 sysfs_show_32bit_prop(buffer, offs, "cache_line_size",
1567 pcache->cacheline_size = pcache_info[cache_type].cache_line_size;
1636 pcache->cacheline_size = pcache_info[cache_type].cache_line_size;
/linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.c2054 dc->caps.cache_line_size = 64;
2398 dc->dml2_options.mall_cfg.cache_line_size_bytes = dc->caps.cache_line_size;
/linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn321/
H A Ddcn321_resource.c1702 dc->caps.cache_line_size = 64;
2034 dc->dml2_options.mall_cfg.cache_line_size_bytes = dc->caps.cache_line_size;
/linux-master/drivers/net/ethernet/qlogic/qed/
H A Dqed_dev.c2601 u32 val, wr_mbs, cache_line_size; local
2621 cache_line_size = min_t(u32, L1_CACHE_BYTES, wr_mbs);
2622 switch (cache_line_size) {
2638 cache_line_size);
/linux-master/drivers/net/ethernet/marvell/mvpp2/
H A Dmvpp2.h839 ETH_HLEN + ETH_FCS_LEN, cache_line_size())
/linux-master/drivers/net/ethernet/mellanox/mlx5/core/en/
H A Dparams.c892 if (MLX5_CAP_GEN(mdev, cqe_128_always) && cache_line_size() >= 128)
/linux-master/drivers/gpu/drm/amd/display/dc/
H A Ddc.h272 uint32_t cache_line_size; member in struct:dc_caps
/linux-master/drivers/net/ethernet/chelsio/cxgb4/
H A Dcxgb4.h1972 unsigned int cache_line_size);
/linux-master/drivers/scsi/
H A Dipr.h1342 u8 cache_line_size; member in struct:ipr_chip_cfg_t
/linux-master/drivers/infiniband/hw/mlx5/
H A Dcq.c987 cqe_size = cache_line_size() == 128 ? 128 : 64;

Completed in 337 milliseconds

123