/haiku/src/add-ons/kernel/bus_managers/firewire/ |
H A D | fwohci.cpp | 343 struct fw_reg_req_t *reg = (struct fw_reg_req_t *) data; local 359 if(reg->addr <= OHCI_MAX_REG){ 360 OWRITE(fc, reg->addr, reg->data); 361 reg->data = OREAD(fc, reg->addr); 367 if(reg->addr <= OHCI_MAX_REG){ 368 reg->data = OREAD(fc, reg->addr); 385 if (reg 406 uint32_t reg, reg2; local 482 uint32_t reg, reg2; local 593 uint32_t reg; local [all...] |
/haiku/src/add-ons/accelerants/s3/ |
H A D | virge_edid.cpp | 56 uint8 reg = ReadReg8(DDC_REG); local 58 *_clock = (reg & 0x4) != 0; 59 *data = (reg & 0x8) != 0; 69 uint8 reg = 0x10; local 72 reg |= 0x1; 74 reg |= 0x2; 76 WriteReg8(DDC_REG, reg);
|
/haiku/src/add-ons/kernel/drivers/graphics/radeon_hd/ |
H A D | device.cpp | 75 uint32 reg = parse_expression(argv[1]); local 81 kprintf("radeon_hd register %#lx\n", reg); 84 uint32 oldValue = read32(info.registers + reg); 89 write32(info.registers + reg, value); 91 value = read32(info.registers + reg);
|
/haiku/headers/private/debugger/types/ |
H A D | ValueLocation.h | 31 uint32 reg; // register number member in union:ValuePieceLocation::__anon1 107 void SetToRegister(uint32 reg) argument 110 this->reg = reg;
|
/haiku/src/system/libroot/posix/glibc/include/ |
H A D | sysdep.h | 42 # define cfi_def_cfa(reg, off) .cfi_def_cfa reg, off 43 # define cfi_def_cfa_register(reg) .cfi_def_cfa_register reg 46 # define cfi_offset(reg, off) .cfi_offset reg, off 47 # define cfi_rel_offset(reg, off) .cfi_rel_offset reg, off 49 # define cfi_return_column(reg) .cfi_return_column reg [all...] |
/haiku/src/system/libroot/posix/glibc/include/arch/sparc/ |
H A D | sysdep.h | 25 #define SPARC_PIC_THUNK(reg) \ 26 .ifndef __sparc_get_pc_thunk.reg; \ 27 .section .text.__sparc_get_pc_thunk.reg,"axG",@progbits,__sparc_get_pc_thunk.reg,comdat; \ 29 .weak __sparc_get_pc_thunk.reg; \ 30 .hidden __sparc_get_pc_thunk.reg; \ 31 .type __sparc_get_pc_thunk.reg, #function; \ 32 __sparc_get_pc_thunk.reg: \ 34 add %o7, %reg, %##reg; \ [all...] |
/haiku/src/system/libroot/os/arch/sparc/ |
H A D | fpu_reg.S | 33 .macro ld32 reg 35 ld [%o0], %f\reg 38 .macro st32 reg 40 st %f\reg, [%o0] 43 .macro ld64 reg 45 ldd [%o0], %f\reg 48 .macro st64 reg 50 std %f\reg, [%o0]
|
H A D | fpu_explode.c | 263 __fpu_explode(fe, fp, type, reg) 266 int type, reg; 272 l0 = __fpu_getreg64(reg & ~1); 275 s = __fpu_getreg(reg); 297 l1 = __fpu_getreg64((reg & ~1) + 2); 328 reg));
|
/haiku/src/libs/compat/freebsd_network/ |
H A D | mii.c | 19 __haiku_miibus_readreg(device_t device, int phy, int reg) argument 24 return device->methods.miibus_readreg(device, phy, reg); 29 __haiku_miibus_writereg(device_t device, int phy, int reg, int data) argument 34 return device->methods.miibus_writereg(device, phy, reg, data);
|
H A D | fbsd_mii_physubr.c | 292 int reg; local 306 reg = PHY_READ(sc, MII_BMSR) | PHY_READ(sc, MII_BMSR); 307 if ((reg & BMSR_LINK) != 0) { 335 int i, reg; local 338 reg = BMCR_RESET; 340 reg = BMCR_RESET | BMCR_ISO; 341 PHY_WRITE(sc, MII_BMCR, reg); 345 reg = PHY_READ(sc, MII_BMCR); 346 if ((reg & BMCR_RESET) == 0) 352 reg [all...] |
H A D | fbsd_mii_bitbang.c | 118 mii_bitbang_readreg(device_t dev, mii_bitbang_ops_t ops, int phy, int reg) argument 127 mii_bitbang_sendbits(dev, ops, reg, 5); 166 mii_bitbang_writereg(device_t dev, mii_bitbang_ops_t ops, int phy, int reg, argument 175 mii_bitbang_sendbits(dev, ops, reg, 5);
|
H A D | fbsd_mii.c | 290 miibus_readreg(device_t dev, int phy, int reg) argument 295 return (MIIBUS_READREG(parent, phy, reg)); 299 miibus_writereg(device_t dev, int phy, int reg, int data) argument 304 return (MIIBUS_WRITEREG(parent, phy, reg, data));
|
/haiku/src/libs/compat/freebsd_network/compat/machine/x86_64/ |
H A D | cpufunc.h | 473 rxcr(u_int reg) argument 477 __asm __volatile("xgetbv" : "=a" (low), "=d" (high) : "c" (reg)); 482 load_xcr(u_int reg, u_long val) argument 488 __asm __volatile("xsetbv" : : "c" (reg), "a" (low), "d" (high));
|
/haiku/src/libs/compat/freebsd_network/compat/machine/x86/ |
H A D | cpufunc.h | 453 rxcr(u_int reg) argument 457 __asm __volatile("xgetbv" : "=a" (low), "=d" (high) : "c" (reg)); 462 load_xcr(u_int reg, uint64_t val) argument 468 __asm __volatile("xsetbv" : : "c" (reg), "a" (low), "d" (high)); 691 read_cyrix_reg(u_char reg) argument 693 outb(0x22, reg); 698 write_cyrix_reg(u_char reg, u_char data) argument 700 outb(0x22, reg); 783 u_char read_cyrix_reg(u_char reg); 792 void write_cyrix_reg(u_char reg, u_cha [all...] |
/haiku/src/libs/compat/freebsd_network/compat/dev/mii/ |
H A D | miivar.h | 186 int __haiku_miibus_readreg(device_t dev, int phy, int reg); 187 int __haiku_miibus_writereg(device_t dev, int phy, int reg, int data); 192 #define MIIBUS_READREG(dev, phy, reg) \ 193 __haiku_miibus_readreg((dev), (phy), (reg)) 195 #define MIIBUS_WRITEREG(dev, phy, reg, value) \ 196 __haiku_miibus_writereg((dev), (phy), (reg), (value))
|
H A D | mii_bitbang.h | 51 int phy, int reg); 54 int phy, int reg, int val);
|
/haiku/src/bin/fwcontrol/ |
H A D | fwcontrol.c | 349 u_int32_t max, reg, old; local 361 reg = read_write_quad(fd, devinfo->eui, BUGET_REG, 1, 0); 365 devinfo->dst, addr, reg); 366 if (reg > 0) { 367 old = (reg & 0x3f); 368 max = (reg & 0x3f00) >> 8; 441 struct csrreg *reg; local 454 reg = (struct csrreg *)hdr; 455 printf("verndor ID: 0x%06x\n", reg->val); 484 reg 574 struct fw_reg_req_t reg; local 590 struct fw_reg_req_t reg; local [all...] |
/haiku/src/add-ons/kernel/drivers/network/wlan/realtekwifi/dev/rtwn/rtl8192e/ |
H A D | r92e_init.c | 85 uint32_t reg; local 89 reg = rtwn_bb_read(sc, R92E_AFE_XTAL_CTRL); 91 RW(reg, R92E_AFE_XTAL_CTRL_ADDR, val | val << 6)); 125 "BB: reg 0x%03x, val 0x%08x\n", 126 bb_prog->reg[j], bb_prog->val[j]); 128 rtwn_bb_write(sc, bb_prog->reg[j], bb_prog->val[j]); 169 uint32_t reg, type; local 176 reg = rtwn_bb_read(sc, R92C_FPGA0_RFIFACESW(idx)); 177 type = (reg >> off) & 0x10;
|
/haiku/src/add-ons/kernel/drivers/network/wlan/realtekwifi/dev/rtwn/rtl8188e/pci/ |
H A D | r88ee_init.c | 162 uint8_t reg; local 246 reg = rtwn_read_1(sc, R92C_RSV_CTRL + 1); 247 rtwn_write_1(sc, R92C_RSV_CTRL + 1, reg & ~0x08); 248 rtwn_write_1(sc, R92C_RSV_CTRL + 1, reg | 0x08);
|
/haiku/src/add-ons/kernel/drivers/network/wlan/realtekwifi/dev/rtwn/ |
H A D | if_rtwn_nop.h | 45 rtwn_nop_softc_uint32(struct rtwn_softc *sc, uint32_t reg) argument
|
/haiku/src/add-ons/kernel/drivers/network/wlan/marvell88w8363/dev/mwl/ |
H A D | mwlhal.c | 2237 getRFReg(struct mwl_hal_priv *mh, int flag, uint32_t reg, uint32_t *val) argument 2244 pCmd->Offset = htole16(reg); 2256 getBBReg(struct mwl_hal_priv *mh, int flag, uint32_t reg, uint32_t *val) argument 2263 pCmd->Offset = htole16(reg);
|
/haiku/src/add-ons/kernel/drivers/network/wlan/marvell88w8335/dev/malo/ |
H A D | if_malo_pci.c | 157 int error = ENXIO, i, msic, reg; local 180 if (pci_find_cap(dev, PCIY_EXPRESS, ®) == 0) {
|
/haiku/src/add-ons/kernel/drivers/network/wlan/iprowifi3945/dev/wpi/ |
H A D | if_wpireg.h | 1016 #define WPI_READ(sc, reg) \ 1017 bus_space_read_4((sc)->sc_st, (sc)->sc_sh, (reg)) 1019 #define WPI_WRITE(sc, reg, val) \ 1020 bus_space_write_4((sc)->sc_st, (sc)->sc_sh, (reg), (val)) 1026 #define WPI_SETBITS(sc, reg, mask) \ 1027 WPI_WRITE(sc, reg, WPI_READ(sc, reg) | (mask)) 1029 #define WPI_CLRBITS(sc, reg, mask) \ 1030 WPI_WRITE(sc, reg, WPI_READ(sc, reg) [all...] |
H A D | if_wpi.c | 3807 uint32_t max, reg; local 3825 reg = pci_read_config(sc->sc_dev, sc->sc_cap_off + PCIER_LINK_CTL, 1); 3826 if (!(reg & PCIEM_LINK_CTL_ASPMC_L0S)) /* L0s Entry disabled. */ 5146 uint32_t reg; local 5160 reg = pci_read_config(sc->sc_dev, sc->sc_cap_off + PCIER_LINK_CTL, 1); 5162 if (reg & PCIEM_LINK_CTL_ASPMC_L1) /* L1 Entry enabled. */
|
/haiku/src/add-ons/kernel/drivers/network/wlan/iprowifi2200/dev/iwi/ |
H A D | if_iwireg.h | 573 #define CSR_READ_1(sc, reg) \ 574 bus_space_read_1((sc)->sc_st, (sc)->sc_sh, (reg)) 576 #define CSR_READ_2(sc, reg) \ 577 bus_space_read_2((sc)->sc_st, (sc)->sc_sh, (reg)) 579 #define CSR_READ_4(sc, reg) \ 580 bus_space_read_4((sc)->sc_st, (sc)->sc_sh, (reg)) 586 #define CSR_WRITE_1(sc, reg, val) \ 587 bus_space_write_1((sc)->sc_st, (sc)->sc_sh, (reg), (val)) 589 #define CSR_WRITE_2(sc, reg, val) \ 590 bus_space_write_2((sc)->sc_st, (sc)->sc_sh, (reg), (va [all...] |