Searched refs:reg (Results 176 - 200 of 313) sorted by relevance

1234567891011>>

/haiku/src/add-ons/kernel/drivers/network/ether/ipro1000/dev/e1000/
H A De1000_82575.c130 u32 reg = 0; local
138 reg = E1000_READ_REG(hw, E1000_MDIC);
139 ext_mdio = !!(reg & E1000_MDIC_DEST);
146 reg = E1000_READ_REG(hw, E1000_MDICNFG);
147 ext_mdio = !!(reg & E1000_MDICNFG_EXT_MDIO);
1168 u32 reg; local
1177 reg = E1000_READ_REG(hw, E1000_PCS_CFG0);
1178 reg |= E1000_PCS_CFG_PCS_EN;
1179 E1000_WRITE_REG(hw, E1000_PCS_CFG0, reg);
1182 reg
1266 u32 reg; local
1497 u32 ctrl_ext, ctrl_reg, reg, anadv_reg; local
[all...]
H A Dif_em.c2372 u32 dmac, reg = ~E1000_DMACR_DMAC_EN; local
2383 E1000_WRITE_REG(hw, E1000_DMACR, reg);
2394 reg = E1000_READ_REG(hw, E1000_FCRTC);
2395 reg &= ~E1000_FCRTC_RTH_COAL_MASK;
2396 reg |= ((hwm << E1000_FCRTC_RTH_COAL_SHIFT)
2398 E1000_WRITE_REG(hw, E1000_FCRTC, reg);
2404 reg = E1000_READ_REG(hw, E1000_DMACR);
2405 reg &= ~E1000_DMACR_DMACTHR_MASK;
2406 reg |= ((dmac << E1000_DMACR_DMACTHR_SHIFT)
2410 reg |
2464 u32 reg = E1000_READ_REG(hw, E1000_PCIEMISC); local
3158 u32 reg; local
3481 u32 reg; local
3493 u32 reg; local
3532 u32 reg; local
4034 int base, reg; local
[all...]
/haiku/src/add-ons/kernel/drivers/network/ether/nforce/dev/mii/
H A Dciphy.c129 int reg, speed, gig; local
196 reg = PHY_READ(sc, MII_BMSR) | PHY_READ(sc, MII_BMSR);
197 if (reg & BMSR_LINK)
/haiku/src/add-ons/kernel/drivers/network/ether/syskonnect/dev/mii/
H A Dxmphy.c145 int reg; local
190 reg = PHY_READ(sc, MII_BMSR) | PHY_READ(sc, MII_BMSR);
191 if (reg & BMSR_LINK)
/haiku/src/add-ons/kernel/drivers/network/ether/usb_davicom/
H A DDavicomDevice.cpp1018 DavicomDevice::_ReadRegister(uint8 reg, size_t size, uint8* buffer) argument
1026 ReqReadRegister, 0, reg, size, buffer, &actualLength);
1038 DavicomDevice::_WriteRegister(uint8 reg, size_t size, uint8* buffer) argument
1047 ReqWriteRegister, 0, reg, size, buffer, &actualLength);
1054 DavicomDevice::_Write1Register(uint8 reg, uint8 value) argument
1060 ReqWriteRegisterByte, value, reg, 0, NULL, &actualLength);
1067 DavicomDevice::_ReadMII(uint8 reg, uint16* data) argument
1070 status_t result = _Write1Register(RegEPAR, EPARIntPHY | (reg & EPARMask));
1072 TRACE_ALWAYS("Failed to set MII address %#x. Error:%#x\n", reg, result);
1111 DavicomDevice::_WriteMII(uint8 reg, uint1 argument
[all...]
/haiku/src/add-ons/kernel/drivers/network/ether/via_rhine/dev/mii/
H A Dciphy.c129 int reg, speed, gig; local
196 reg = PHY_READ(sc, MII_BMSR) | PHY_READ(sc, MII_BMSR);
197 if (reg & BMSR_LINK)
/haiku/src/add-ons/kernel/drivers/network/ether/vt612x/dev/mii/
H A Dciphy.c129 int reg, speed, gig; local
196 reg = PHY_READ(sc, MII_BMSR) | PHY_READ(sc, MII_BMSR);
197 if (reg & BMSR_LINK)
/haiku/src/add-ons/kernel/drivers/network/wlan/realtekwifi/dev/rtwn/rtl8192c/pci/
H A Dr92ce_init.c113 uint32_t reg; local
195 reg = rtwn_read_1(sc, R92C_GPIO_IO_SEL);
196 if (!(reg & R92C_GPIO_IO_SEL_RFKILL)) {
H A Dr92ce_calib.c316 uint32_t reg, val, x; local
322 reg = rtwn_bb_read(sc, R92C_OFDM0_TXIQIMBALANCE(chain));
323 val = ((reg >> 22) & 0x3ff);
327 reg = (((x * val) >> 8) & 0x3ff);
328 rtwn_bb_setbits(sc, R92C_OFDM0_TXIQIMBALANCE(chain), 0x3ff, reg);
/haiku/src/add-ons/kernel/drivers/network/wlan/realtekwifi/dev/rtwn/
H A Dif_rtwn_beacon.c68 uint16_t reg; local
74 reg = sc->bcn_status_reg[id];
76 if (rtwn_read_4(sc, reg) & R92C_TDECTRL_BCN_VALID) {
/haiku/src/add-ons/kernel/drivers/network/ether/sis900/dev/sis/
H A Dif_sis.c121 #define CSR_READ_2(sc, reg) bus_read_2(sc->sis_res[0], reg)
123 #define CSR_BARRIER(sc, reg, length, flags) \
124 bus_barrier(sc->sis_res[0], reg, length, flags)
193 #define SIS_SETBIT(sc, reg, x) \
194 CSR_WRITE_4(sc, reg, \
195 CSR_READ_4(sc, reg) | (x))
197 #define SIS_CLRBIT(sc, reg, x) \
198 CSR_WRITE_4(sc, reg, \
199 CSR_READ_4(sc, reg)
386 uint8_t reg; local
467 sis_miibus_readreg(device_t dev, int phy, int reg) argument
530 sis_miibus_writereg(device_t dev, int phy, int reg, int data) argument
579 uint32_t reg; local
[all...]
/haiku/src/add-ons/kernel/drivers/network/wlan/realtekwifi/dev/rtwn/rtl8188e/
H A Dr88e_calib.c314 uint32_t reg, val, x; local
320 reg = rtwn_bb_read(sc, R92C_OFDM0_TXIQIMBALANCE(0));
321 val = ((reg >> 22) & 0x3ff);
325 reg = (((x * val) >> 8) & 0x3ff);
326 rtwn_bb_setbits(sc, R92C_OFDM0_TXIQIMBALANCE(0), 0x3ff, reg);
/haiku/src/add-ons/kernel/drivers/audio/ac97/sis7018/
H A DMixer.cpp129 Mixer::_ReadAC97(void* cookie, uint8 reg) argument
131 return reinterpret_cast<Mixer*>(cookie)->_ReadAC97(reg);
136 Mixer::_WriteAC97(void* cookie, uint8 reg, uint16 data) argument
138 return reinterpret_cast<Mixer*>(cookie)->_WriteAC97(reg, data);
143 Mixer::_WaitPortReady(uint8 reg, uint32 mask, uint32* result) argument
149 data = fDevice->ReadPCI32(reg);
158 ERROR("AC97 register %#04x is not ready.\n", reg);
185 Mixer::_ReadAC97(uint8 reg) argument
194 fDevice->WritePCI32(fReadPort, (reg & 0x7f) | fMaskRW);
207 Mixer::_WriteAC97(uint8 reg, uint1 argument
[all...]
/haiku/src/add-ons/kernel/drivers/network/ether/intel22x/dev/igc/
H A Dif_igc.c1505 u32 dmac, reg = ~IGC_DMACR_DMAC_EN; local
1513 IGC_WRITE_REG(hw, IGC_DMACR, reg);
1524 reg = IGC_READ_REG(hw, IGC_FCRTC);
1525 reg &= ~IGC_FCRTC_RTH_COAL_MASK;
1526 reg |= ((hwm << IGC_FCRTC_RTH_COAL_SHIFT)
1528 IGC_WRITE_REG(hw, IGC_FCRTC, reg);
1533 reg = IGC_READ_REG(hw, IGC_DMACR);
1534 reg &= ~IGC_DMACR_DMACTHR_MASK;
1535 reg |= ((dmac << IGC_DMACR_DMACTHR_SHIFT)
1539 reg |
2131 u32 reg; local
[all...]
/haiku/src/add-ons/kernel/drivers/network/ether/rtl8125/dev/pci/
H A Dif_rge.c142 uint16_t reg; member in struct:__anon1
218 pcireg_t reg; local
327 reg = pci_conf_read(pa->pa_pc, pa->pa_tag,
329 reg &= ~(PCI_PCIE_LCSR_ASPM_L0S | PCI_PCIE_LCSR_ASPM_L1 |
332 reg);
1671 rge_write_ephy(sc, rtl8125_mac_cfg2_ephy[i].reg,
1756 rge_write_ephy(sc, rtl8125_mac_cfg3_ephy[i].reg,
1856 rge_write_ephy(sc, rtl8125_mac_cfg4_ephy[i].reg,
2038 rge_write_ephy(sc, rtl8125_mac_cfg5_ephy[i].reg,
2096 rtl8125_mac_cfg2_mcu[i].reg,
2353 rge_write_csi(struct rge_softc *sc, uint32_t reg, uint32_t val) argument
2371 rge_read_csi(struct rge_softc *sc, uint32_t reg) argument
2390 rge_write_mac_ocp(struct rge_softc *sc, uint16_t reg, uint16_t val) argument
2401 rge_read_mac_ocp(struct rge_softc *sc, uint16_t reg) argument
2412 rge_write_ephy(struct rge_softc *sc, uint16_t reg, uint16_t val) argument
2431 rge_read_ephy(struct rge_softc *sc, uint16_t reg) argument
2452 rge_write_phy(struct rge_softc *sc, uint16_t addr, uint16_t reg, uint16_t val) argument
2467 rge_read_phy(struct rge_softc *sc, uint16_t addr, uint16_t reg) argument
2482 rge_write_phy_ocp(struct rge_softc *sc, uint16_t reg, uint16_t val) argument
2499 rge_read_phy_ocp(struct rge_softc *sc, uint16_t reg) argument
2676 uint32_t reg; local
[all...]
/haiku/src/add-ons/kernel/drivers/network/ether/broadcom570x/dev/bge/
H A Dif_bgereg.h2805 #define CSR_WRITE_4(sc, reg, val) \
2806 bus_write_4(sc->bge_res, reg, val)
2808 #define CSR_READ_4(sc, reg) \
2809 bus_read_4(sc->bge_res, reg)
2811 #define BGE_SETBIT(sc, reg, x) \
2812 CSR_WRITE_4(sc, reg, (CSR_READ_4(sc, reg) | (x)))
2813 #define BGE_CLRBIT(sc, reg, x) \
2814 CSR_WRITE_4(sc, reg, (CSR_READ_4(sc, reg)
2936 int reg; member in struct:bge_bcom_hack
[all...]
/haiku/src/add-ons/kernel/bus_managers/firewire/
H A Dfwohci.cpp343 struct fw_reg_req_t *reg = (struct fw_reg_req_t *) data; local
359 if(reg->addr <= OHCI_MAX_REG){
360 OWRITE(fc, reg->addr, reg->data);
361 reg->data = OREAD(fc, reg->addr);
367 if(reg->addr <= OHCI_MAX_REG){
368 reg->data = OREAD(fc, reg->addr);
385 if (reg
406 uint32_t reg, reg2; local
482 uint32_t reg, reg2; local
593 uint32_t reg; local
[all...]
/haiku/src/add-ons/kernel/drivers/network/wlan/iprowifi3945/dev/wpi/
H A Dif_wpireg.h1016 #define WPI_READ(sc, reg) \
1017 bus_space_read_4((sc)->sc_st, (sc)->sc_sh, (reg))
1019 #define WPI_WRITE(sc, reg, val) \
1020 bus_space_write_4((sc)->sc_st, (sc)->sc_sh, (reg), (val))
1026 #define WPI_SETBITS(sc, reg, mask) \
1027 WPI_WRITE(sc, reg, WPI_READ(sc, reg) | (mask))
1029 #define WPI_CLRBITS(sc, reg, mask) \
1030 WPI_WRITE(sc, reg, WPI_READ(sc, reg)
[all...]
/haiku/src/libs/udis86/
H A Ddecode.c434 int reg; local
437 case REGCLASS_GPR : reg = decode_gpr(u, size, num); break;
438 case REGCLASS_MMX : reg = UD_R_MM0 + (num & 7); break;
440 reg = num + (size == SZ_QQ ? UD_R_YMM0 : UD_R_XMM0);
442 case REGCLASS_CR : reg = UD_R_CR0 + num; break;
443 case REGCLASS_DB : reg = UD_R_DR0 + num; break;
452 reg = UD_R_ES + (num & 7);
461 opr->base = reg;
521 * Decodes reg field of mod/rm byte
530 uint8_t reg local
[all...]
/haiku/headers/private/kernel/arch/arm64/
H A Darm_registers.h39 #define READ_SPECIALREG(reg) \
41 __asm __volatile("mrs %0, " __ARMREG_STRING(reg) : "=&r" (val)); \
44 #define WRITE_SPECIALREG(reg, val) \
45 __asm __volatile("msr " __ARMREG_STRING(reg) ", %0" : : "r"((uint64_t)val))
65 #define CTR_DLINE_SIZE(reg) (((reg) & CTR_DLINE_MASK) >> CTR_DLINE_SHIFT)
68 #define CTR_ILINE_SIZE(reg) (((reg) & CTR_ILINE_MASK) >> CTR_ILINE_SHIFT)
80 #define DCZID_BS_SIZE(reg) (((reg)
[all...]
/haiku/src/add-ons/kernel/drivers/network/wlan/ralinkwifi/dev/usb/wlan/
H A Dif_rum.c283 uint32_t reg; member in struct:__anon1
311 uint8_t reg; member in struct:__anon2
1816 rum_read(struct rum_softc *sc, uint16_t reg) argument
1820 rum_read_multi(sc, reg, &val, sizeof val);
1826 rum_read_multi(struct rum_softc *sc, uint16_t reg, void *buf, int len) argument
1834 USETW(req.wIndex, reg);
1846 rum_write(struct rum_softc *sc, uint16_t reg, uint32_t val) argument
1850 return (rum_write_multi(sc, reg, &tmp, sizeof tmp));
1854 rum_write_multi(struct rum_softc *sc, uint16_t reg, void *buf, size_t len) argument
1866 USETW(req.wIndex, reg
1882 rum_setbits(struct rum_softc *sc, uint16_t reg, uint32_t mask) argument
1888 rum_clrbits(struct rum_softc *sc, uint16_t reg, uint32_t mask) argument
1894 rum_modbits(struct rum_softc *sc, uint16_t reg, uint32_t set, uint32_t unset) argument
1917 rum_bbp_write(struct rum_softc *sc, uint8_t reg, uint8_t val) argument
1933 rum_bbp_read(struct rum_softc *sc, uint8_t reg) argument
1961 rum_rf_write(struct rum_softc *sc, uint8_t reg, uint32_t val) argument
2668 uint16_t reg = RT2573_MCU_CODE_BASE; local
[all...]
/haiku/src/add-ons/kernel/drivers/audio/ac97/es1370/
H A Dmulti.c39 value = es1370_codec_read(&dev->config, info->reg);
66 value = es1370_codec_read(&dev->config, info->reg);
73 value = es1370_codec_read(&dev->config, info->reg);
97 value = es1370_codec_read(&dev->config, info->reg);
125 es1370_codec_write(&dev->config, info->reg, value);
129 value = es1370_codec_read(&dev->config, info->reg);
132 if (info->reg == AC97_SURR_VOLUME) {
139 es1370_codec_write(&dev->config, info->reg, value);
143 value = es1370_codec_read(&dev->config, info->reg);
147 es1370_codec_write(&dev->config, info->reg, valu
[all...]
/haiku/src/add-ons/kernel/drivers/network/wlan/ralinkwifi/dev/ral/
H A Drt2860.c192 uint32_t reg; member in struct:__anon9
199 uint8_t reg; member in struct:__anon10
221 uint8_t reg; member in struct:__anon12
964 uint16_t reg; local
992 reg = RT3070_EFUSE_DATA3 - (addr & 0xc);
993 tmp = RAL_READ(sc, reg);
2035 rt2860_mcu_bbp_write(struct rt2860_softc *sc, uint8_t reg, uint8_t val) argument
2051 RT2860_BBP_CSR_KICK | reg << 8 | val);
2059 rt2860_mcu_bbp_read(struct rt2860_softc *sc, uint8_t reg) argument
2076 RT2860_BBP_CSR_KICK | RT2860_BBP_CSR_READ | reg <<
2097 rt2860_rf_write(struct rt2860_softc *sc, uint8_t reg, uint32_t val) argument
2119 rt3090_rf_read(struct rt2860_softc *sc, uint8_t reg) argument
2150 rt3090_rf_write(struct rt2860_softc *sc, uint8_t reg, uint8_t val) argument
3540 uint32_t reg; local
[all...]
/haiku/src/libs/compat/openbsd_network/compat/dev/pci/
H A Dpcireg.h424 #define _PCI_MAPREG_TYPEBITS(reg) \
425 (PCI_MAPREG_TYPE(reg) == PCI_MAPREG_TYPE_IO ? \
426 reg & PCI_MAPREG_TYPE_MASK : \
427 reg & (PCI_MAPREG_TYPE_MASK|PCI_MAPREG_MEM_TYPE_MASK))
642 #define PCI_MSIX_MC_TBLSZ(reg) \
643 (((reg) & PCI_MSIX_MC_TBLSZ_MASK) >> PCI_MSIX_MC_TBLSZ_SHIFT)
/haiku/src/kits/debugger/dwarf/
H A DDwarfExpressionEvaluator.cpp588 uint32 reg = fDataReader.ReadUnsignedLEB128(0); local
591 _piece->SetToRegister(reg);
598 uint32 reg = fDataReader.ReadUnsignedLEB128(0); local
599 _PushRegister(reg, fDataReader.ReadSignedLEB128(0));
777 DwarfExpressionEvaluator::_PushRegister(uint32 reg, target_addr_t offset) argument
780 if (!fContext->TargetInterface()->GetRegisterValue(reg, value))

Completed in 210 milliseconds

1234567891011>>