Searched refs:chan (Results 176 - 200 of 346) sorted by path

1234567891011>>

/freebsd-11-stable/sys/dev/rp/
H A Drp.c165 rp_writeaiop4(CtlP, aiop, _INDX_ADDR,0x12340000L); /* write to chan 0 SRAM */
166 rp_writeaiop2(CtlP, aiop, _INDX_ADDR,0); /* read from SRAM, chan 0 */
168 rp_writeaiop2(CtlP, aiop, _INDX_ADDR,0x4000); /* read from SRAM, chan 4 */
170 if(x != y) /* if different must be 8 chan */
361 sGetChanStatus(ChP); /* clear any pending Rx errors in chan stat */
720 int aiop, chan, port; local
743 for(chan=0; chan < num_chan; chan++, port++, rp++) {
749 rp->rp_chan = chan;
[all...]
/freebsd-11-stable/sys/dev/scc/
H A Dscc_core.c310 int chan, error, mode; local
317 for (chan = 0; chan < cl->cl_channels; chan++) {
318 ch = &sc->sc_chan[chan];
333 for (chan = 0; chan < cl->cl_channels; chan++) {
334 ch = &sc->sc_chan[chan];
/freebsd-11-stable/sys/dev/sio/
H A Dsio.c1244 siobusycheck(chan)
1245 void *chan;
1250 com = (struct com_s *)chan;
2214 comwakeup(chan)
2215 void *chan;
/freebsd-11-stable/sys/dev/sound/pci/
H A Denvy24.c176 struct sc_chinfo chan[11]; member in struct:sc_info
1588 ch = &sc->chan[num];
1862 if (sc->chan[i].dir == ch->dir &&
1863 sc->chan[i].run == 1 &&
1864 sc->chan[i].blk < sc->blk[slot])
1865 sc->blk[slot] = sc->chan[i].blk;
2030 if (hwch > ENVY24_CHAN_PLAY_SPDIF || sc->chan[ch].run)
2092 ch = &sc->chan[i];
2095 device_printf(sc->dev, "envy24_intr(): chan[%d].blk = %d\n", i, ch->blk);
2115 ch = &sc->chan[
[all...]
H A Denvy24ht.c175 struct sc_chinfo chan[11]; member in struct:sc_info
1499 ch = &sc->chan[num];
1772 if (sc->chan[i].dir == ch->dir &&
1773 sc->chan[i].run == 1 &&
1774 sc->chan[i].blk < sc->blk[slot])
1775 sc->blk[slot] = sc->chan[i].blk;
1944 if (hwch > ENVY24HT_CHAN_PLAY_SPDIF || sc->chan[ch].run)
2006 ch = &sc->chan[i];
2009 device_printf(sc->dev, "envy24ht_intr(): chan[%d].blk = %d\n", i, ch->blk);
2029 ch = &sc->chan[
[all...]
H A Dhdspe-pcm.c152 ch = &scp->chan[i];
204 ch = &scp->chan[j];
321 ch = &scp->chan[num];
624 ch = &scp->chan[i];
H A Dhdspe.h158 struct sc_chinfo chan[HDSPE_MAX_CHANS]; member in struct:sc_pcminfo
H A Dt4dwave.c313 int bank, chan;
316 chan = ch->index & 0x1f;
317 return tr_rd(tr, bank? TR_REG_ADDRINTB : TR_REG_ADDRINTA, 4) & (1 << chan);
325 int bank, chan; local
328 chan = ch->index & 0x1f;
329 tr_wr(tr, bank? TR_REG_ADDRINTB : TR_REG_ADDRINTA, 1 << chan, 4);
337 int bank, chan; local
341 chan = ch->index & 0x1f;
345 i &= ~(1 << chan);
346 i |= (enable? 1 : 0) << chan;
371 int bank, chan; local
382 int bank, chan; local
[all...]
/freebsd-11-stable/sys/dev/uart/
H A Duart.h41 u_int chan; member in struct:uart_bas
H A Duart_cpu_fdt.c98 di->bas.chan = 0;
H A Duart_cpu_pc98.c115 di->bas.chan = 0;
H A Duart_cpu_powerpc.c171 di->bas.chan = 1;
176 di->bas.chan = 0;
H A Duart_cpu_sparc64.c245 if ((di->bas.chan = uart_cpu_channel(dev)) == 0)
247 addr += uart_getrange(class) * (di->bas.chan - 1);
250 if ((di->bas.chan = uart_cpu_channel(dev)) == 0) {
257 di->bas.chan = 1;
263 addr += range - range * (di->bas.chan - 1);
269 di->bas.chan = 0;
272 di->bas.chan = 0;
H A Duart_cpu_x86.c90 di->bas.chan = 0;
H A Duart_dev_quicc.c95 quicc_write4(bas, QUICC_REG_BRG(bas->chan - 1),
120 quicc_write2(bas, QUICC_REG_SCC_PSMR(bas->chan - 1), psmr);
138 quicc_write2(bas, QUICC_REG_SCC_SCCE(bas->chan - 1), ~0);
139 quicc_write2(bas, QUICC_REG_SCC_SCCM(bas->chan - 1), 0x0027);
187 unit = bas->chan - 1;
200 rb = quicc_read2(bas, QUICC_PRAM_SCC_RBASE(bas->chan - 1));
213 rb = quicc_read2(bas, QUICC_PRAM_SCC_RBASE(bas->chan - 1));
302 rb = quicc_read2(bas, QUICC_PRAM_SCC_RBASE(bas->chan - 1));
360 brg = quicc_read4(bas, QUICC_REG_BRG(bas->chan - 1)) & 0x1fff;
384 scce = quicc_read2(bas, QUICC_REG_SCC_SCCE(bas->chan
[all...]
H A Duart_dev_sab82532.c220 switch (bas->chan) {
276 switch (bas->chan) {
472 switch (bas->chan) {
600 ch = sc->sc_bas.chan - 1 + 'A';
684 switch (bas->chan) {
H A Duart_dev_z8530.c166 switch (bas->chan) {
435 switch (bas->chan) {
523 ch = sc->sc_bas.chan - 1 + 'A';
/freebsd-11-stable/sys/dev/vnic/
H A Dnic_main.c686 uint32_t vnic, bgx, lmac, chan; local
695 chan = (lmac * MAX_BGX_CHANS_PER_LMAC) + (bgx * NIC_CHANS_PER_INF);
700 nic_reg_write(nic, NIC_PF_CHAN_0_255_RX_BP_CFG | (chan << 3),
702 nic_reg_write(nic, NIC_PF_CHAN_0_255_RX_CFG | (chan << 3),
827 uint32_t bgx, lmac, chan; local
852 chan = (lmac * MAX_BGX_CHANS_PER_LMAC) + (bgx * NIC_CHANS_PER_INF);
853 nic_reg_write(nic, NIC_PF_TL3_0_255_CHAN | (tl3 << 3), chan);
855 nic_reg_write(nic, NIC_PF_CHAN_0_255_TX_CFG | (chan << 3), 1);
H A Dq_struct.h222 uint64_t chan:12; member in struct:cqe_rx_t
262 uint64_t chan:12;
/freebsd-11-stable/sys/dev/wpi/
H A Dif_wpi.c1417 uint8_t chan, i; local
1432 band->chan[i],n);
1436 chan = band->chan[i];
1439 chan, 0, channels[i].maxpwr, nflags, bands);
1444 sc->maxpwr[chan] = channels[i].maxpwr;
1447 "adding chan %d flags=0x%x maxpwr=%d, offset %d\n",
1448 chan, channels[i].flags, sc->maxpwr[chan], *nchans);
1489 if (wpi_bands[j].chan[
2766 struct ieee80211_channel *chan; local
3662 uint8_t chan; local
3708 wpi_get_power_index(struct wpi_softc *sc, struct wpi_power_group *group, uint8_t chan, int is_chan_5ghz, int ridx) argument
4077 struct wpi_scan_chan *chan; local
[all...]
H A Dif_wpireg.h318 uint16_t chan; member in struct:wpi_rx_head
407 uint8_t chan; member in struct:wpi_rxon
642 uint8_t chan; member in struct:wpi_scan_chan
672 uint16_t chan; member in struct:wpi_cmd_txpower
721 uint8_t chan; member in struct:wpi_start_scan
735 uint8_t chan; member in struct:wpi_stop_scan
878 uint8_t chan; member in struct:wpi_eeprom_group
887 uint8_t chan[WPI_MAX_CHAN_PER_BAND]; member in struct:wpi_chan_band
/freebsd-11-stable/sys/isa/
H A Disavar.h168 void isa_dmacascade(int chan);
169 void isa_dmadone(int flags, caddr_t addr, int nbytes, int chan);
170 int isa_dma_init(int chan, u_int bouncebufsize, int flag);
171 void isa_dmastart(int flags, caddr_t addr, u_int nbytes, int chan);
172 int isa_dma_acquire(int chan);
173 void isa_dma_release(int chan);
174 int isa_dmastatus(int chan);
175 int isa_dmastop(int chan);
176 int isa_dmatc(int chan);
178 #define isa_dmainit(chan, siz
[all...]
/freebsd-11-stable/sys/kern/
H A Dkern_cons.c641 sysbeepstop(void *chan) argument
/freebsd-11-stable/sys/mips/adm5120/
H A Duart_cpu_adm5120.c69 di->bas.chan = 0;
H A Duart_dev_adm5120.c375 ch = sc->sc_bas.chan + 'A';

Completed in 210 milliseconds

1234567891011>>