Searched refs:tile (Results 126 - 138 of 138) sorted by relevance

123456

/linux-master/drivers/accel/ivpu/
H A Divpu_hw_37xx.c23 #define WP_CONFIG(tile, ratio) (((tile) << 8) | (ratio))
/linux-master/drivers/pinctrl/qcom/
H A Dpinctrl-sc8180x.c64 .tile = _tile, \
94 .tile = EAST, \
120 .tile = SOUTH, \
1656 /* Append tile memory resources */
H A Dpinctrl-sm8150.c47 .tile = _tile, \
74 .tile = NORTH, \
100 .tile = SOUTH, \
H A Dpinctrl-sm8250.c48 .tile = _tile, \
75 .tile = NORTH, \
101 .tile = SOUTH, \
H A Dpinctrl-sdm660.c50 .tile = _tile, \
77 .tile = NORTH, \
H A Dpinctrl-qcs404.c47 .tile = _tile, \
74 .tile = SOUTH, \
H A Dpinctrl-msm.c89 return readl(pctrl->regs[g->tile] + g->name##_reg); \
94 writel(val, pctrl->regs[g->tile] + g->name##_reg); \
/linux-master/drivers/gpu/drm/xe/
H A Dxe_guc_ct.c142 struct xe_tile *tile = gt_to_tile(gt); local
157 bo = xe_managed_bo_create_pin_map(xe, tile, guc_ct_size(),
/linux-master/drivers/gpu/drm/nouveau/nvkm/engine/gr/
H A Dgf100.c1961 /* Determine tile->GPC mapping */
1979 gr->tile[i++] = gpc_map[j];
2057 memset(gr->tile, 0xff, sizeof(gr->tile));
2297 data |= bank[gr->tile[i + j]] << (j * 4);
2298 bank[gr->tile[i + j]]++;
H A Dctxgf100.c1100 /* Pack tile map into register format. */
1102 data[i / 6] |= (gr->tile[i] & 0x07) << ((i % 6) * 5);
/linux-master/drivers/gpu/drm/i915/gvt/
H A Dcmd_parser.c1392 u32 stride, tile; local
1399 tile = (vgpu_vreg_t(s->vgpu, info->ctrl_reg) &
1404 tile = (vgpu_vreg_t(s->vgpu, info->ctrl_reg) & (1 << 10)) >> 10;
1410 if (tile != info->tile_val)
1411 gvt_dbg_cmd("cannot change tile during async flip\n");
/linux-master/drivers/video/fbdev/
H A Dcirrusfb.c868 unsigned char tile = fb_readb(cinfo->laguna_mmio + 0x407); local
878 fb_writeb(tile & 0x3f, cinfo->laguna_mmio + 0x407);
/linux-master/drivers/gpu/drm/nouveau/
H A Dnouveau_drm.c615 spin_lock_init(&drm->tile.lock);

Completed in 180 milliseconds

123456