Searched refs:prate (Results 101 - 125 of 142) sorted by relevance

123456

/linux-master/drivers/clk/axs10x/
H A Dpll_clock.c153 unsigned long *prate)
152 axs10x_pll_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
/linux-master/drivers/clk/visconti/
H A Dpll.c104 unsigned long rate, unsigned long *prate)
103 visconti_pll_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
/linux-master/arch/powerpc/platforms/powermac/
H A Dlow_i2c.c488 const u32 *psteps, *prate, *addrp; local
520 prate = of_get_property(np, "AAPL,i2c-rate", NULL);
521 if (prate) switch(*prate) {
/linux-master/drivers/clk/
H A Dclk-gemini.c130 unsigned long *prate)
129 gemini_pci_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
H A Dclk-bm1880.c612 unsigned long *prate)
624 return divider_ro_round_rate(hw, rate, prate, div->table,
629 return divider_round_rate(hw, rate, prate, div->table,
611 bm1880_clk_div_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
/linux-master/sound/soc/stm/
H A Dstm32_i2s.c336 unsigned long *prate)
342 ret = stm32_i2s_calc_clk_div(i2s, *prate, rate);
346 mclk->freq = *prate / i2s->divider;
335 stm32_i2smclk_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
H A Dstm32_sai_sub.c374 unsigned long *prate)
380 div = stm32_sai_get_clk_div(sai, *prate, rate);
384 mclk->freq = *prate / div;
373 stm32_sai_mclk_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
/linux-master/drivers/clk/qcom/
H A Dclk-rpmh.c235 unsigned long prate)
242 return prate / r->div;
326 unsigned long prate)
234 clk_rpmh_recalc_rate(struct clk_hw *hw, unsigned long prate) argument
325 clk_rpmh_bcm_recalc_rate(struct clk_hw *hw, unsigned long prate) argument
H A Dclk-rcg2.c1325 unsigned long prate = 0; local
1344 prate = clk_hw_get_rate(p);
1365 f->freq = calc_rate(prate, f->m, f->n, mode, f->pre_div);
/linux-master/arch/mips/alchemy/common/
H A Dclock.c376 static long alchemy_calc_div(unsigned long rate, unsigned long prate, argument
381 div1 = prate / rate;
382 if ((prate / div1) > rate)
387 div1++; /* stay <=prate */
/linux-master/drivers/clk/rockchip/
H A Dclk-rk3036.c92 .prate = _prate, \
H A Dclk-rk3188.c130 .prate = _prate, \
169 .prate = _prate, \
H A Dclk-rk3368.c203 .prate = _prate, \
213 .prate = _prate, \
H A Dclk-rk3228.c92 .prate = _prate, \
H A Dclk-rk3128.c91 .prate = _prate, \
/linux-master/drivers/clk/versatile/
H A Dclk-icst.c238 unsigned long *prate)
237 icst_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
/linux-master/drivers/rtc/
H A Drtc-hym8563.c289 unsigned long *prate)
288 hym8563_clkout_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
H A Drtc-pcf8563.c381 unsigned long *prate)
380 pcf8563_clkout_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
H A Drtc-pcf85063.c395 unsigned long *prate)
394 pcf85063_clkout_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
H A Drtc-max31335.c431 unsigned long *prate)
430 max31335_clkout_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
/linux-master/drivers/clk/ingenic/
H A Dcgu.c179 unsigned long *prate)
184 return ingenic_pll_calc(clk_info, req_rate, *prate, NULL, NULL, NULL);
178 ingenic_pll_round_rate(struct clk_hw *hw, unsigned long req_rate, unsigned long *prate) argument
/linux-master/drivers/gpu/drm/msm/dsi/phy/
H A Ddsi_phy_14nm.c623 unsigned long *prate)
630 return divider_round_rate(hw, rate, prate, NULL,
621 dsi_pll_14nm_postdiv_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
/linux-master/drivers/phy/rockchip/
H A Dphy-rockchip-inno-dsidphy.c299 unsigned long prate = clk_get_rate(inno->ref_clk); local
312 fref = prate / 2;
/linux-master/drivers/clk/nxp/
H A Dclk-lpc32xx.c959 unsigned long *prate)
971 return DIV_ROUND_UP(*prate, bestdiv);
974 return divider_round_rate(hw, rate, prate, divider->table,
958 clk_divider_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) argument
/linux-master/drivers/clk/renesas/
H A Dr9a06g032-clocks.c954 unsigned long rate, unsigned long prate)
957 u32 div = DIV_ROUND_UP(prate, rate + 1);
968 DIV_ROUND_UP(prate, clk->table[i]);
970 DIV_ROUND_UP(prate, clk->table[i + 1]) -
989 pr_devel("%s %pC %ld (prate %ld) (wanted div %u)\n", __func__,
953 r9a06g032_div_clamp_div(struct r9a06g032_clk_div *clk, unsigned long rate, unsigned long prate) argument

Completed in 403 milliseconds

123456