Searched refs:pasid (Results 101 - 120 of 120) sorted by relevance

12345

/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v11.c92 static int set_pasid_vmid_mapping_v11(struct amdgpu_device *adev, unsigned int pasid, argument
95 uint32_t value = pasid << IH_VMID_0_LUT__PASID__SHIFT;
97 /* Mapping vmid to pasid also for IH block */
98 pr_debug("mapping vmid %d -> pasid %d in IH block for GFX client\n",
99 vmid, pasid);
H A Damdgpu_gfx.h139 uint16_t pasid, uint32_t flush_type,
H A Damdgpu_amdkfd.h295 struct amdgpu_vm *avm, u32 pasid);
H A Damdgpu_amdkfd_gpuvm.c1504 struct amdgpu_vm *avm, u32 pasid)
1509 /* Free the original amdgpu allocated pasid,
1510 * will be replaced with kfd allocated pasid.
1512 if (avm->pasid) {
1513 amdgpu_pasid_free(avm->pasid);
1517 ret = amdgpu_vm_set_pasid(adev, avm, pasid);
1593 /* The original pasid of amdgpu vm has already been
1595 * The current pasid is managed by kfd and will be
1596 * released on kfd process destroy. Set amdgpu pasid
1503 amdgpu_amdkfd_gpuvm_set_vm_pasid(struct amdgpu_device *adev, struct amdgpu_vm *avm, u32 pasid) argument
H A Dsdma_v4_4_2.c1630 "[sdma%d] address:0x%016llx src_id:%u ring:%u vmid:%u pasid:%u\n",
1632 entry->pasid);
1634 task_info = amdgpu_vm_get_task_info_pasid(adev, entry->pasid);
H A Dsdma_v4_0.c2120 "[sdma%d] address:0x%016llx src_id:%u ring:%u vmid:%u pasid:%u\n",
2122 entry->pasid);
2124 task_info = amdgpu_vm_get_task_info_pasid(adev, entry->pasid);
H A Dgfx_v11_0.c139 uint16_t pasid, uint32_t flush_type,
258 uint16_t pasid, uint32_t flush_type,
261 gfx_v11_0_ring_invalidate_tlbs(kiq_ring, pasid, flush_type, all_hub, 1);
5439 uint16_t pasid, uint32_t flush_type,
5446 PACKET3_INVALIDATE_TLBS_PASID(pasid) |
257 gfx11_kiq_invalidate_tlbs(struct amdgpu_ring *kiq_ring, uint16_t pasid, uint32_t flush_type, bool all_hub) argument
5438 gfx_v11_0_ring_invalidate_tlbs(struct amdgpu_ring *ring, uint16_t pasid, uint32_t flush_type, bool all_hub, uint8_t dst_sel) argument
H A Dgfx_v9_4_3.c164 uint16_t pasid, uint32_t flush_type,
171 PACKET3_INVALIDATE_TLBS_PASID(pasid) |
163 gfx_v9_4_3_kiq_invalidate_tlbs(struct amdgpu_ring *kiq_ring, uint16_t pasid, uint32_t flush_type, bool all_hub) argument
H A Dgfx_v10_0.c3496 uint16_t pasid, uint32_t flush_type,
3611 uint16_t pasid, uint32_t flush_type,
3614 gfx_v10_0_ring_invalidate_tlbs(kiq_ring, pasid, flush_type, all_hub, 1);
8455 uint16_t pasid, uint32_t flush_type,
8462 PACKET3_INVALIDATE_TLBS_PASID(pasid) |
3610 gfx10_kiq_invalidate_tlbs(struct amdgpu_ring *kiq_ring, uint16_t pasid, uint32_t flush_type, bool all_hub) argument
8454 gfx_v10_0_ring_invalidate_tlbs(struct amdgpu_ring *ring, uint16_t pasid, uint32_t flush_type, bool all_hub, uint8_t dst_sel) argument
H A Dgfx_v9_0.c867 uint16_t pasid, uint32_t flush_type,
874 PACKET3_INVALIDATE_TLBS_PASID(pasid) |
866 gfx_v9_0_kiq_invalidate_tlbs(struct amdgpu_ring *kiq_ring, uint16_t pasid, uint32_t flush_type, bool all_hub) argument
/linux-master/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_process_queue_manager.c71 pr_info("Cannot open more queues for process with pasid 0x%x\n",
72 pqm->process->pasid);
398 pqm->process->pasid, type, retval);
489 pqm->process->pasid,
H A Dkfd_svm.c543 pr_debug("pasid: %x svms 0x%p [0x%lx 0x%lx]\n", p->pasid, prange->svms,
2886 svm_range_restore_pages(struct amdgpu_device *adev, unsigned int pasid, argument
2909 p = kfd_lookup_process_by_pasid(pasid);
2911 pr_debug("kfd process not founded pasid 0x%x\n", pasid);
2925 pr_debug("XNACK not enabled for pasid 0x%x\n", pasid);
2980 amdgpu_gmc_filter_faults_remove(node->adev, addr, pasid);
3082 amdgpu_gmc_filter_faults_remove(node->adev, addr, pasid);
[all...]
H A Dkfd_chardev.c160 process->pasid, process->is_32bit_user_mode);
383 p->pasid,
435 pr_debug("Destroying queue id %d for pasid 0x%x\n",
437 p->pasid);
488 pr_debug("Updating queue id %d for pasid 0x%x\n",
489 args->queue_id, p->pasid);
715 dev_dbg(kfd_device, "get apertures for PASID 0x%x", p->pasid);
767 dev_dbg(kfd_device, "get apertures for PASID 0x%x", p->pasid);
3359 pr_debug("pasid 0x%x mapping mmio page\n"
3364 process->pasid, (unsigne
[all...]
/linux-master/arch/x86/kernel/
H A Dtraps.c571 u32 pasid; local
596 pasid = mm_get_enqcmd_pasid(current->mm);
605 wrmsrl(MSR_IA32_PASID, pasid | MSR_IA32_PASID_VALID);
/linux-master/drivers/crypto/hisilicon/
H A Dqm.c1911 static int qm_sq_ctx_cfg(struct hisi_qp *qp, int qp_id, u32 pasid) argument
1928 sqc.pasid = cpu_to_le16(pasid);
1937 static int qm_cq_ctx_cfg(struct hisi_qp *qp, int qp_id, u32 pasid) argument
1958 cqc.pasid = cpu_to_le16(pasid);
1966 static int qm_qp_ctx_cfg(struct hisi_qp *qp, int qp_id, u32 pasid) argument
1972 ret = qm_sq_ctx_cfg(qp, qp_id, pasid);
1976 return qm_cq_ctx_cfg(qp, qp_id, pasid);
1984 u32 pasid local
[all...]
/linux-master/arch/x86/events/amd/
H A Diommu.c54 PMU_FORMAT_ATTR(pasid, "config:40-59");
/linux-master/drivers/gpu/drm/msm/adreno/
H A Dadreno_gpu.h528 int adreno_zap_shader_load(struct msm_gpu *gpu, u32 pasid);
/linux-master/include/linux/
H A Dhisi_acc_qm.h435 u16 pasid; member in struct:hisi_qp
/linux-master/drivers/iommu/arm/arm-smmu-v3/
H A Darm-smmu-v3.c1684 flt->prm.pasid = FIELD_GET(EVTQ_0_SSID, evt[0]);
2881 device_property_read_u32(dev, "pasid-num-bits", &master->ssid_bits);
3056 static void arm_smmu_remove_dev_pasid(struct device *dev, ioasid_t pasid) argument
3060 domain = iommu_get_domain_for_dev_pasid(dev, pasid, IOMMU_DOMAIN_SVA);
3064 arm_smmu_sva_remove_dev_pasid(domain, dev, pasid);
/linux-master/drivers/iommu/intel/
H A Dperfmon.c441 iommu_pmu_set_filter(pasid, event->attr.config2,

Completed in 364 milliseconds

12345