Searched refs:delay (Results 251 - 275 of 1100) sorted by relevance

<<11121314151617181920>>

/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dp1021_serdes.c12 #include <linux/delay.h>
103 /* 100 ms delay */
/u-boot/board/BuR/common/
H A Dcommon.c18 #include <linux/delay.h>
/u-boot/board/freescale/ls1012afrdm/
H A Deth.c21 #include <linux/delay.h>
/u-boot/board/freescale/imx8qxp_mek/
H A Dimx8qxp_mek.c12 #include <linux/delay.h>
/u-boot/board/freescale/imx93_evk/
H A Dspl.c30 #include <linux/delay.h>
/u-boot/board/freescale/ls1012ardb/
H A Deth.c21 #include <linux/delay.h>
/u-boot/board/freescale/mpc8548cds/
H A Dmpc8548cds.c21 #include <linux/delay.h>
/u-boot/arch/arm/mach-davinci/
H A Dtimer.c30 #include <linux/delay.h>
/u-boot/board/alliedtelesis/SBx81LIFKW/
H A Dsbx81lifkw.c12 #include <linux/delay.h>
/u-boot/board/armltd/vexpress/
H A Dvexpress_common.c47 static inline void delay(ulong loops) function
/u-boot/board/beacon/imx8mn/
H A Dspl.c26 #include <linux/delay.h>
/u-boot/board/compulab/cm_t43/
H A Dcm_t43.c15 #include <linux/delay.h>
117 /* introduce tx clock delay */
/u-boot/board/compulab/imx8mm-cl-iot-gate/
H A Deeprom_spl.c11 #include <linux/delay.h>
/u-boot/arch/x86/cpu/ivybridge/
H A Dearly_me.c19 #include <linux/delay.h>
/u-boot/board/freescale/t104xrdb/
H A Dddr.c18 #include <linux/delay.h>
/u-boot/arch/x86/cpu/broadwell/
H A Diobp.c13 #include <linux/delay.h>
/u-boot/board/hisilicon/poplar/
H A Dpoplar.c18 #include <linux/delay.h>
/u-boot/board/kontron/pitx_imx8m/
H A Dpitx_imx8m.c16 #include <linux/delay.h>
/u-boot/board/tq/tqma6/
H A Dtqma6_mba6.c18 #include <linux/delay.h>
135 /* min rx/tx ctrl delay */
140 /* min rx delay */
145 /* max tx delay */
/u-boot/examples/standalone/
H A Datmel_df_pow2.c12 #include <linux/delay.h>
/u-boot/drivers/video/
H A Dtdo-tl070wsh30.c13 #include <linux/delay.h>
/u-boot/drivers/video/tegra20/
H A Dtegra-pwm-backlight.c13 #include <linux/delay.h>
/u-boot/drivers/ram/octeon/
H A Docteon3_lmc.c92 * delay between DDRn_RESET_L deassertion and DDRn_DIMM*_CKE*
163 * T = 500us delay between DDRn_RESET_L deassertion and
2101 rlevel_byte[8].delay = lmc_rlevel_rank.s.byte7;
2102 rlevel_byte[7].delay = lmc_rlevel_rank.s.byte6;
2103 rlevel_byte[6].delay = lmc_rlevel_rank.s.byte5;
2104 rlevel_byte[5].delay = lmc_rlevel_rank.s.byte4;
2106 rlevel_byte[4].delay = lmc_rlevel_rank.s.byte8;
2108 rlevel_byte[7].delay = lmc_rlevel_rank.s.byte7;
2109 rlevel_byte[6].delay = lmc_rlevel_rank.s.byte6;
2110 rlevel_byte[5].delay
3548 int delay = 0; local
5354 int delay; local
5561 int delay; local
6628 int delay; local
7707 int byte, delay; local
[all...]
/u-boot/drivers/ddr/microchip/
H A Dddr2.c101 u32 hostcmd2, u32 hostcmd1, u32 delay)
105 hc_delay = max_t(u32, DIV_ROUND_UP(delay, T_CK), 2) - 2;
100 host_load_cmd(struct ddr2_ctrl_regs *ctrl, u32 cmd_idx, u32 hostcmd2, u32 hostcmd1, u32 delay) argument
/u-boot/arch/arm/mach-stm32mp/stm32mp1/
H A Dpsci.c371 static void __secure secure_udelay(unsigned int delay) argument
376 delay *= freq;
381 if ((end - start) > delay)
389 u32 delay = 500 * freq; /* 500 us */ local
400 if ((end - start) > delay)
531 /* Additional delay to avoid early latch */
615 /* Additional delay to avoid early DLL clock switch */

Completed in 159 milliseconds

<<11121314151617181920>>