Searched refs:uint32_t (Results 326 - 350 of 3113) sorted by relevance

<<11121314151617181920>>

/linux-master/drivers/scsi/csiostor/
H A Dcsio_hw.h106 uint32_t intr_idx; /* MSIX Vector index */
214 uint32_t n_abort_req; /* Total abort request */
215 uint32_t n_abort_rsp; /* Total abort response */
216 uint32_t n_close_req; /* Total close request */
217 uint32_t n_close_rsp; /* Total close response */
218 uint32_t n_err; /* Total Errors */
219 uint32_t n_drop; /* Total request dropped */
220 uint32_t n_active; /* Count of active_q */
221 uint32_t n_cbfn; /* Count of cbfn_q */
254 uint32_t sf_siz
[all...]
/linux-master/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Dsmu_v13_0.h63 uint32_t display_clock;
64 uint32_t phy_clock;
65 uint32_t pixel_clock;
66 uint32_t uclock;
67 uint32_t dcef_clock;
68 uint32_t soc_clock;
73 uint32_t value;
77 uint32_t min; /* MHz */
78 uint32_t max; /* MHz */
79 uint32_t coun
[all...]
/linux-master/include/xen/interface/io/
H A Dsndif.h219 * Values: <list of uint32_t>
232 * Values: <uint32_t>
273 * Values: <uint32_t>
279 * Values: <uint32_t>
290 * Values: <uint32_t>
296 * Values: <uint32_t>
570 * offset - uint32_t, read or write data offset within the shared buffer,
573 * length - uint32_t, read or write data length, octets
600 * pcm_rate - uint32_t, stream data rate, Hz
604 * buffer_sz - uint32_t, buffe
[all...]
H A Dxs_wire.h74 uint32_t type; /* XS_??? */
75 uint32_t req_id;/* Request identifier, echoed in daemon's response. */
76 uint32_t tx_id; /* Transaction id (0 if not related to a transaction). */
77 uint32_t len; /* Length of data following this. */
90 typedef uint32_t XENSTORE_RING_IDX;
97 uint32_t server_features; /* Bitmap of features supported by the server */
98 uint32_t connection;
99 uint32_t error;
/linux-master/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_mpc.h190 uint32_t DWB_MUX[MAX_DWB]; \
191 uint32_t MPCC_GAMUT_REMAP_COEF_FORMAT[MAX_MPCC]; \
192 uint32_t MPCC_GAMUT_REMAP_MODE[MAX_MPCC]; \
193 uint32_t MPC_GAMUT_REMAP_C11_C12_A[MAX_MPCC]; \
194 uint32_t MPC_GAMUT_REMAP_C33_C34_A[MAX_MPCC]; \
195 uint32_t MPC_GAMUT_REMAP_C11_C12_B[MAX_MPCC]; \
196 uint32_t MPC_GAMUT_REMAP_C33_C34_B[MAX_MPCC]; \
197 uint32_t MPC_RMU_CONTROL; \
198 uint32_t MPC_RMU_MEM_PWR_CTRL; \
199 uint32_t SHAPER_CONTRO
[all...]
/linux-master/drivers/gpu/drm/amd/display/dmub/inc/
H A Ddmub_cmd.h220 uint32_t pause;
225 uint32_t next_ace_slope[ABM_NUM_OF_ACE_SEGMENTS];
230 uint32_t next_ace_thresh[ABM_NUM_OF_ACE_SEGMENTS];
235 uint32_t next_ace_offset[ABM_NUM_OF_ACE_SEGMENTS];
241 uint32_t knee_threshold;
245 uint32_t current_gain;
263 uint32_t low_part; /**< Lower 32 bits */
264 uint32_t high_part; /**< Upper 32 bits */
277 uint32_t x;
282 uint32_t
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hubp.h146 uint32_t DCHUBP_CNTL; \
147 uint32_t HUBPREQ_DEBUG_DB; \
148 uint32_t HUBPREQ_DEBUG; \
149 uint32_t DCSURF_ADDR_CONFIG; \
150 uint32_t DCSURF_TILING_CONFIG; \
151 uint32_t DCSURF_SURFACE_PITCH; \
152 uint32_t DCSURF_SURFACE_PITCH_C; \
153 uint32_t DCSURF_SURFACE_CONFIG; \
154 uint32_t DCSURF_FLIP_CONTROL; \
155 uint32_t DCSURF_PRI_VIEWPORT_DIMENSIO
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_hpo_dp_link_encoder.h72 uint32_t DP_LINK_ENC_CLOCK_CONTROL;\
73 uint32_t DP_DPHY_SYM32_CONTROL;\
74 uint32_t DP_DPHY_SYM32_STATUS;\
75 uint32_t DP_DPHY_SYM32_TP_CONFIG;\
76 uint32_t DP_DPHY_SYM32_TP_PRBS_SEED0;\
77 uint32_t DP_DPHY_SYM32_TP_PRBS_SEED1;\
78 uint32_t DP_DPHY_SYM32_TP_PRBS_SEED2;\
79 uint32_t DP_DPHY_SYM32_TP_PRBS_SEED3;\
80 uint32_t DP_DPHY_SYM32_TP_SQ_PULSE;\
81 uint32_t DP_DPHY_SYM32_TP_CUSTOM
[all...]
/linux-master/drivers/gpu/drm/radeon/
H A Dradeon_ucode.h157 uint32_t size_bytes; /* size of the entire header+image(s) in bytes */
158 uint32_t header_size_bytes; /* size of just the header in bytes */
163 uint32_t ucode_version;
164 uint32_t ucode_size_bytes; /* size of ucode in bytes */
165 uint32_t ucode_array_offset_bytes; /* payload offset from the start of the header */
166 uint32_t crc32; /* crc32 checksum of the payload */
172 uint32_t io_debug_size_bytes; /* size of debug array in dwords */
173 uint32_t io_debug_array_offset_bytes; /* payload offset from the start of the header */
179 uint32_t ucode_start_addr;
185 uint32_t ucode_feature_versio
[all...]
H A Dradeon_atombios.h39 void radeon_add_atom_encoder(struct drm_device *dev, uint32_t encoder_enum,
40 uint32_t supported_device, u16 caps);
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dvega10_reg_init.c32 uint32_t i;
34 adev->reg_offset[GC_HWIP][i] = (uint32_t *)(&(GC_BASE.instance[i]));
35 adev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i]));
36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i]));
37 adev->reg_offset[ATHUB_HWIP][i] = (uint32_t *)(&(ATHUB_BASE.instance[i]));
38 adev->reg_offset[NBIO_HWIP][i] = (uint32_t *)(&(NBIO_BASE.instance[i]));
39 adev->reg_offset[MP0_HWIP][i] = (uint32_t *)(&(MP0_BASE.instance[i]));
40 adev->reg_offset[MP1_HWIP][i] = (uint32_t *)(&(MP1_BASE.instance[i]));
41 adev->reg_offset[UVD_HWIP][i] = (uint32_t *)(&(UVD_BASE.instance[i]));
42 adev->reg_offset[VCE_HWIP][i] = (uint32_t *)(
[all...]
H A Damdgpu_mes_ctx.h56 uint32_t data[8];
71 uint32_t ib[256] __aligned(256);
73 uint32_t padding[64];
85 uint32_t ib[256] __aligned(256);
87 uint32_t padding[64];
100 uint32_t ib[256] __aligned(256);
102 uint32_t padding[64];
113 uint32_t gang_ids[AMDGPU_HW_IP_DMA+1];
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
H A Ddcn35_smu.h73 uint32_t MmHubPadding[7]; // SMU internal use
94 uint32_t UClk;
95 uint32_t MemClk;
96 uint32_t Voltage;
104 uint32_t DcfClocks[NUM_DCFCLK_DPM_LEVELS];
105 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
106 uint32_t DppClocks[NUM_DPPCLK_DPM_LEVELS];
107 uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
108 uint32_t VClocks[NUM_VCN_DPM_LEVELS];
109 uint32_t DClock
[all...]
/linux-master/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu14_driver_if_v14_0.h376 uint32_t Spare[8];
377 uint32_t MmHubPadding[8]; // SMU internal use
387 uint32_t eccPadding;
416 uint32_t a; // store in IEEE float format in this variable
417 uint32_t b; // store in IEEE float format in this variable
418 uint32_t c; // store in IEEE float format in this variable
422 uint32_t m; // store in IEEE float format in this variable
423 uint32_t b; // store in IEEE float format in this variable
427 uint32_t a; // store in IEEE float format in this variable
428 uint32_t
[all...]
/linux-master/drivers/gpu/drm/amd/display/include/
H A Dirq_service_interface.h48 uint32_t src_id,
49 uint32_t ext_id);
/linux-master/drivers/gpu/drm/amd/display/dc/irq/dce110/
H A Dirq_service_dce110.h36 uint32_t src_id,
37 uint32_t ext_id);
/linux-master/arch/sh/lib/
H A Ddiv64-generic.c11 uint32_t __div64_32(u64 *xp, u32 y)
13 uint32_t rem;
/linux-master/fs/xfs/libxfs/
H A Dxfs_cksum.h5 #define XFS_CRC_SEED (~(uint32_t)0)
13 static inline uint32_t
16 uint32_t zero = 0;
17 uint32_t crc;
34 static inline uint32_t
52 xfs_end_cksum(uint32_t crc)
66 uint32_t crc = xfs_start_cksum_update(buffer, length, cksum_offset);
77 uint32_t crc = xfs_start_cksum_safe(buffer, length, cksum_offset);
/linux-master/drivers/gpu/drm/meson/
H A Dmeson_rdma.h18 void meson_rdma_writel_sync(struct meson_drm *priv, uint32_t val, uint32_t reg);
/linux-master/drivers/gpu/drm/amd/display/dc/bios/
H A Dcommand_table_helper2.h44 uint32_t dal_cmd_table_helper_encoder_mode_bp_to_atom2(
50 uint32_t *ref_clk_src_id);
/linux-master/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dsmu9_smumgr.h29 uint16_t msg, uint32_t parameter);
30 uint32_t smu9_get_argument(struct pp_hwmgr *hwmgr);
/linux-master/arch/mips/include/asm/octeon/
H A Docteon.h58 uint32_t desc_version;
59 uint32_t desc_size;
67 uint32_t exception_base_addr;
68 uint32_t stack_size;
69 uint32_t heap_size;
71 uint32_t argc;
72 uint32_t argv[OCTEON_ARGV_MAX_ARGS];
84 uint32_t flags;
85 uint32_t core_mask;
87 uint32_t dram_siz
[all...]
/linux-master/drivers/scsi/lpfc/
H A Dlpfc_vport.h33 uint32_t api_versions;
58 uint32_t vports_max;
59 uint32_t vports_inuse;
60 uint32_t rpi_max;
61 uint32_t rpi_inuse;
67 uint32_t api_version;
69 uint32_t options;
108 uint32_t cmd;
/linux-master/drivers/gpu/drm/amd/display/dc/dsc/
H A Ddscc_types.h45 uint32_t bytes_per_pixel; /* In u3.28 format */
46 uint32_t rc_buffer_model_size;
/linux-master/drivers/md/persistent-data/
H A Ddm-array.h111 uint32_t old_size, uint32_t new_size,
130 typedef int (*value_fn)(uint32_t index, void *value_le, void *context);
132 uint32_t size, value_fn fn, void *context);
151 uint32_t index, void *value);
169 uint32_t index, const void *value, dm_block_t *new_root)
209 uint32_t dm_array_cursor_index(struct dm_array_cursor *c);
211 int dm_array_cursor_skip(struct dm_array_cursor *c, uint32_t count);

Completed in 497 milliseconds

<<11121314151617181920>>