Searched refs:tile (Results 126 - 141 of 141) sorted by relevance
123456
| /linux-master/drivers/gpu/drm/ |
| H A D | drm_connector.c | 1208 * Connector tile group property to indicate how a set of DRM connector
2323 * drm_connector_set_path_property - set tile property on connector
2352 * drm_connector_set_tile_property - set tile property on connector
2355 * This looks up the tile information for a connector, and creates a
2367 char tile[256]; local
2380 snprintf(tile, 256, "%d:%d:%d:%d:%d:%d:%d:%d",
2388 strlen(tile) + 1,
2389 tile,
3101 * we store this in a tile group, so we have a common identifier for all tiles
3102 * in a monitor group. The property is called "TILE". Drivers can manage tile
[all...] |
| /linux-master/drivers/accel/ivpu/ |
| H A D | ivpu_hw_37xx.c | 23 #define WP_CONFIG(tile, ratio) (((tile) << 8) | (ratio))
|
| /linux-master/drivers/gpu/drm/xe/ |
| H A D | xe_guc_ads.c | 395 struct xe_tile *tile = gt_to_tile(gt); local
402 bo = xe_managed_bo_create_pin_map(xe, tile, guc_ads_size(ads) + MAX_GOLDEN_LRC_SIZE,
|
| H A D | xe_uc_fw.c | 732 struct xe_tile *tile = gt_to_tile(gt); local
736 obj = xe_managed_bo_create_from_data(xe, tile, data, size, flags);
|
| H A D | xe_guc_ct.c | 144 struct xe_tile *tile = gt_to_tile(gt); local
166 bo = xe_managed_bo_create_pin_map(xe, tile, guc_ct_size(),
|
| /linux-master/drivers/pinctrl/qcom/ |
| H A D | pinctrl-sc8180x.c | 64 .tile = _tile, \
94 .tile = EAST, \
120 .tile = SOUTH, \
1656 /* Append tile memory resources */
|
| H A D | pinctrl-sm8150.c | 47 .tile = _tile, \
74 .tile = NORTH, \
100 .tile = SOUTH, \
|
| H A D | pinctrl-sm8250.c | 48 .tile = _tile, \
75 .tile = NORTH, \
101 .tile = SOUTH, \
|
| H A D | pinctrl-sdm660.c | 50 .tile = _tile, \
77 .tile = NORTH, \
|
| H A D | pinctrl-qcs404.c | 47 .tile = _tile, \
74 .tile = SOUTH, \
|
| H A D | pinctrl-msm.c | 89 return readl(pctrl->regs[g->tile] + g->name##_reg); \
94 writel(val, pctrl->regs[g->tile] + g->name##_reg); \
|
| /linux-master/drivers/gpu/drm/nouveau/nvkm/engine/gr/ |
| H A D | gf100.c | 1961 /* Determine tile->GPC mapping */
1979 gr->tile[i++] = gpc_map[j];
2057 memset(gr->tile, 0xff, sizeof(gr->tile));
2297 data |= bank[gr->tile[i + j]] << (j * 4);
2298 bank[gr->tile[i + j]]++;
|
| H A D | ctxgf100.c | 1100 /* Pack tile map into register format. */
1102 data[i / 6] |= (gr->tile[i] & 0x07) << ((i % 6) * 5);
|
| /linux-master/drivers/gpu/drm/i915/gvt/ |
| H A D | cmd_parser.c | 1393 u32 stride, tile; local
1400 tile = (vgpu_vreg_t(s->vgpu, info->ctrl_reg) &
1405 tile = (vgpu_vreg_t(s->vgpu, info->ctrl_reg) & (1 << 10)) >> 10;
1411 if (tile != info->tile_val)
1412 gvt_dbg_cmd("cannot change tile during async flip\n");
|
| /linux-master/drivers/video/fbdev/ |
| H A D | cirrusfb.c | 868 unsigned char tile = fb_readb(cinfo->laguna_mmio + 0x407); local
878 fb_writeb(tile & 0x3f, cinfo->laguna_mmio + 0x407);
|
| /linux-master/drivers/gpu/drm/nouveau/ |
| H A D | nouveau_drm.c | 615 spin_lock_init(&drm->tile.lock);
|
Completed in 341 milliseconds
123456