Searched refs:parent_names (Results 51 - 75 of 326) sorted by relevance

1234567891011>>

/linux-master/drivers/clk/tegra/
H A Dclk-tegra-super-cclk.c133 const char * const *parent_names, u8 num_parents,
151 init.parent_names = parent_names;
132 tegra_clk_register_super_cclk(const char *name, const char * const *parent_names, u8 num_parents, unsigned long flags, void __iomem *reg, u8 clk_super_flags, spinlock_t *lock) argument
H A Dclk-super.c209 const char **parent_names, u8 num_parents,
224 init.parent_names = parent_names;
245 const char * const *parent_names, u8 num_parents,
260 init.parent_names = parent_names;
208 tegra_clk_register_super_mux(const char *name, const char **parent_names, u8 num_parents, unsigned long flags, void __iomem *reg, u8 clk_super_flags, u8 width, u8 pllx_index, u8 div2_index, spinlock_t *lock) argument
244 tegra_clk_register_super_clk(const char *name, const char * const *parent_names, u8 num_parents, unsigned long flags, void __iomem *reg, u8 clk_super_flags, spinlock_t *lock) argument
H A Dclk-audio-sync.c64 init.parent_names = NULL;
/linux-master/drivers/clk/rockchip/
H A Dclk-mmc-phase.c191 const char *const *parent_names, u8 num_parents,
206 init.parent_names = parent_names;
190 rockchip_clk_register_mmc(const char *name, const char *const *parent_names, u8 num_parents, void __iomem *reg, int shift) argument
H A Dclk-cpu.c301 const char *const *parent_names, u8 num_parents,
321 init.parent_names = &parent_names[reg_data->mux_core_main];
339 cpuclk->alt_parent = __clk_lookup(parent_names[reg_data->mux_core_alt]);
354 clk = __clk_lookup(parent_names[reg_data->mux_core_main]);
358 parent_names[reg_data->mux_core_main]);
300 rockchip_clk_register_cpuclk(const char *name, const char *const *parent_names, u8 num_parents, const struct rockchip_cpuclk_reg_data *reg_data, const struct rockchip_cpuclk_rate_table *rates, int nrates, void __iomem *reg_base, spinlock_t *lock) argument
/linux-master/arch/arm/mach-sa1100/
H A Dclock.c61 .parent_names = clk_gpio27_parents,
88 .parent_names = clk_mpll_parents,
/linux-master/drivers/clk/uniphier/
H A Dclk-uniphier-cpugear.c92 init.parent_names = data->parent_names;
H A Dclk-uniphier-mio.c27 .parent_names = { \
/linux-master/drivers/clk/hisilicon/
H A Dclk.h46 const char *const *parent_names; member in struct:hisi_mux_clock
60 const char *parent_names; member in struct:hisi_phase_clock
/linux-master/drivers/clk/imx/
H A Dclk-scu.h93 static inline struct clk_hw *imx_clk_mux_gpr_scu(const char *name, const char * const *parent_names, argument
96 return __imx_clk_gpr_scu(name, parent_names, num_parents, rsrc_id,
H A Dclk-composite-93.c184 struct clk_hw *imx93_clk_composite_flags(const char *name, const char * const *parent_names, argument
222 hw = clk_hw_register_composite(NULL, name, parent_names, num_parents,
236 hw = clk_hw_register_composite(NULL, name, parent_names, num_parents,
242 hw = clk_hw_register_composite(NULL, name, parent_names, num_parents,
H A Dclk-busy.c101 init.parent_names = &parent_name;
158 const char * const *parent_names, int num_parents)
181 init.parent_names = parent_names;
156 imx_clk_hw_busy_mux(const char *name, void __iomem *reg, u8 shift, u8 width, void __iomem *busy_reg, u8 busy_shift, const char * const *parent_names, int num_parents) argument
/linux-master/drivers/clk/berlin/
H A Dberlin2-div.h75 const char **parent_names, int num_parents,
/linux-master/drivers/clk/socfpga/
H A Dclk-gate-s10.c170 init.parent_names = parent_name ? &parent_name : NULL;
171 if (init.parent_names == NULL)
228 init.parent_names = parent_name ? &parent_name : NULL;
229 if (init.parent_names == NULL)
H A Dstratix10-clk.h39 const char *const *parent_names; member in struct:n5x_perip_c_clock
/linux-master/drivers/clk/at91/
H A Dclk-programmable.c217 const char *name, const char **parent_names,
227 if (id > PROG_ID_MAX || !(parent_names || parent_hws))
239 init.parent_names = parent_names;
216 at91_clk_register_programmable(struct regmap *regmap, const char *name, const char **parent_names, struct clk_hw **parent_hws, u8 num_parents, u8 id, const struct clk_programmable_layout *layout, u32 *mux_table) argument
/linux-master/drivers/clk/samsung/
H A Dclk-exynos-clkout.c113 const char *parent_names[EXYNOS_CLKOUT_PARENTS]; local
149 parent_names[i] = "none";
153 parent_names[i] = __clk_get_name(parents[i]);
177 parent_names, parent_count, &clkout->mux.hw,
/linux-master/drivers/clk/
H A Dclk-composite.c238 const char *name, const char * const *parent_names,
257 if (parent_names)
258 init.parent_names = parent_names;
355 const char * const *parent_names, int num_parents,
361 return __clk_hw_register_composite(dev, name, parent_names, NULL,
384 const char * const *parent_names, int num_parents,
392 hw = clk_hw_register_composite(dev, name, parent_names, num_parents,
451 const char *name, const char * const *parent_names,
465 hw = __clk_hw_register_composite(dev, name, parent_names, pdat
237 __clk_hw_register_composite(struct device *dev, const char *name, const char * const *parent_names, const struct clk_parent_data *pdata, int num_parents, struct clk_hw *mux_hw, const struct clk_ops *mux_ops, struct clk_hw *rate_hw, const struct clk_ops *rate_ops, struct clk_hw *gate_hw, const struct clk_ops *gate_ops, unsigned long flags) argument
354 clk_hw_register_composite(struct device *dev, const char *name, const char * const *parent_names, int num_parents, struct clk_hw *mux_hw, const struct clk_ops *mux_ops, struct clk_hw *rate_hw, const struct clk_ops *rate_ops, struct clk_hw *gate_hw, const struct clk_ops *gate_ops, unsigned long flags) argument
383 clk_register_composite(struct device *dev, const char *name, const char * const *parent_names, int num_parents, struct clk_hw *mux_hw, const struct clk_ops *mux_ops, struct clk_hw *rate_hw, const struct clk_ops *rate_ops, struct clk_hw *gate_hw, const struct clk_ops *gate_ops, unsigned long flags) argument
450 __devm_clk_hw_register_composite(struct device *dev, const char *name, const char * const *parent_names, const struct clk_parent_data *pdata, int num_parents, struct clk_hw *mux_hw, const struct clk_ops *mux_ops, struct clk_hw *rate_hw, const struct clk_ops *rate_ops, struct clk_hw *gate_hw, const struct clk_ops *gate_ops, unsigned long flags) argument
[all...]
H A Dclk-lmk04832.c592 const char *parent_names[1]; local
597 parent_names[0] = __clk_get_name(lmk->oscin);
598 init.parent_names = parent_names;
954 const char *parent_names[1]; local
959 parent_names[0] = clk_hw_get_name(&lmk->vco);
960 init.parent_names = parent_names;
1297 const char *parent_names[2]; local
1305 parent_names[
[all...]
/linux-master/drivers/clk/davinci/
H A Dda8xx-cfgchip.c112 init.parent_names = &parent_name;
242 const char * const parent_names[] = { info->parent0, info->parent1 }; local
253 init.parent_names = parent_names;
508 const char * const parent_names[] = { "usb_refclkin", "pll0_auxclk" }; local
526 init.parent_names = parent_names;
584 const char * const parent_names[] = { "usb0_clk48", "usb_refclkin" }; local
595 init.parent_names = parent_names;
[all...]
/linux-master/drivers/clk/ti/
H A Ddpll.c192 kfree(init->parent_names);
199 kfree(init->parent_names);
240 init.parent_names = &parent_name;
283 const char **parent_names = NULL; local
308 parent_names = kcalloc(init->num_parents, sizeof(char *), GFP_KERNEL);
309 if (!parent_names)
312 of_clk_parent_fill(node, parent_names, init->num_parents);
314 init->parent_names = parent_names;
386 kfree(parent_names);
[all...]
/linux-master/drivers/clk/renesas/
H A Drzg2l-cpg.h106 const char * const *parent_names; member in struct:cpg_core_clk
170 .parent_names = _parent_names, \
175 .parent_names = _parent_names, \
180 .parent_names = _parent_names, \
187 .parent_names = _parent_names, \
/linux-master/drivers/clk/keystone/
H A Dsci-clk.c290 char **parent_names = NULL; local
311 parent_names = kcalloc(sci_clk->num_parents, sizeof(char *),
314 if (!parent_names) {
329 parent_names[i] = parent_name;
331 init.parent_names = (void *)parent_names;
343 if (parent_names) {
345 kfree(parent_names[i]);
347 kfree(parent_names);
/linux-master/drivers/soc/ti/
H A Dpruss.c309 const char **parent_names; local
328 parent_names = devm_kcalloc(dev, sizeof(*parent_names), num_parents,
330 if (!parent_names) {
335 of_clk_parent_fill(clk_mux_np, parent_names, num_parents);
350 clk_mux = clk_register_mux(NULL, clk_mux_name, parent_names,
/linux-master/include/linux/
H A Dclk-provider.h149 * as a u8 corresponding to the parent in either the .parent_names
157 * .parent_names or .parents arrays. In short, this function
291 * @parent_names: array of string names for all possible parents
303 const char * const *parent_names; member in struct:clk_init_data
991 const char * const *parent_names,
998 const char * const *parent_names,
1004 const char * const *parent_names, u8 num_parents,
1008 #define clk_register_mux(dev, name, parent_names, num_parents, flags, reg, \
1010 clk_register_mux_table((dev), (name), (parent_names), (num_parents), \
1013 #define clk_hw_register_mux_table(dev, name, parent_names, num_parent
[all...]

Completed in 200 milliseconds

1234567891011>>