| /openjdk10/hotspot/src/cpu/arm/vm/ |
| H A D | macroAssembler_arm.inline.hpp | 57 unsigned opc = ((unsigned)instr >> 30); local
|
| H A D | nativeInst_arm_64.hpp | 455 int opc = (encoding() >> 30) & 0x3; local
|
| /openjdk10/hotspot/src/cpu/x86/vm/ |
| H A D | assembler_x86.cpp | 7166 void Assembler::rex_prefix(Address adr, XMMRegister xreg, VexSimdPrefix pre, VexOpcode opc, bool rex_w) { argument
7184 int Assembler::rex_prefix_and_encode(int dst_enc, int src_enc, VexSimdPrefix pre, VexOpcode opc, bool rex_w) { argument
7200 void Assembler::vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc) { argument
7226 evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v, int nds_enc, VexSimdPrefix pre, VexOpcode opc) argument
7271 vex_prefix(Address adr, int nds_enc, int xreg_enc, VexSimdPrefix pre, VexOpcode opc, InstructionAttr *attributes) argument
7322 vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc, VexSimdPrefix pre, VexOpcode opc, InstructionAttr *attributes) argument
7388 simd_prefix(XMMRegister xreg, XMMRegister nds, Address adr, VexSimdPrefix pre, VexOpcode opc, InstructionAttr *attributes) argument
7400 simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre, VexOpcode opc, InstructionAttr *attributes) argument
[all...] |
| /openjdk10/hotspot/src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.asm.amd64/src/org/graalvm/compiler/asm/amd64/ |
| H A D | AMD64Assembler.java | 2938 vexPrefix(int rxb, int ndsEncoding, int pre, int opc, AMD64InstructionAttr attributes) argument
2963 vexPrefix(AMD64Address adr, Register nds, Register src, int pre, int opc, AMD64InstructionAttr attributes) argument
2970 vexPrefixAndEncode(Register dst, Register nds, Register src, int pre, int opc, AMD64InstructionAttr attributes) argument
2978 simdPrefix(Register xreg, Register nds, AMD64Address adr, int pre, int opc, AMD64InstructionAttr attributes) argument
3014 simdPrefixAndEncode(Register dst, Register nds, Register src, int pre, int opc, AMD64InstructionAttr attributes) argument
[all...] |
| /openjdk10/hotspot/src/share/vm/adlc/ |
| H A D | adlparse.cpp | 506 OpClassForm *opc; local
4859 OpClassForm *opc = form->is_opclass(); local
|
| H A D | archDesc.cpp | 109 bool MatchList::search(const char *opc, const char *res, const char *lch, argument
|
| H A D | archDesc.hpp | 166 void has_match_rule(int opc, const bool b) { _has_match_rule[opc] = b; } argument
404 virtual void map(OpClassForm &opc) { } argument
|
| H A D | formssel.cpp | 1076 const OpClassForm *opc = form->is_opclass(); local
1324 OpClassForm *opc = form->is_opclass(); local
|
| H A D | output_c.cpp | 1943 OpClassForm *opc = (local != NULL) ? local->is_opclass() : NULL; local
2404 OpClassForm *opc = (local != NULL) ? local->is_opclass() : NULL; local
[all...] |
| H A D | output_h.cpp | 636 OpClassForm *opc = form->is_opclass(); local
1159 OpClassForm *opc; local
2124 void map(OpClassForm &opc) { argument
2183 void map(OpClassForm &opc) { fprint argument
[all...] |
| /openjdk10/hotspot/src/share/vm/interpreter/ |
| H A D | rewriter.cpp | 205 void Rewriter::maybe_rewrite_invokehandle(address opc, int cp_index, int cache_index, bool reverse) { argument
|
| /openjdk10/hotspot/src/share/vm/opto/ |
| H A D | castnode.cpp | 114 int opc = Opcode(); local
|
| H A D | loopTransform.cpp | 1727 int opc = def_node->Opcode(); local
1928 int opc = exp->Opcode(); local
1964 int opc = exp->Opcode(); local
2937 int opc local
[all...] |
| H A D | loopopts.cpp | 2718 int opc = n->Opcode(); local
|
| H A D | memnode.cpp | 982 int opc = current->in(0)->Opcode(); local
2958 int opc local
[all...] |
| H A D | node.cpp | 2275 Node* Node::find_similar(int opc) { argument
|
| H A D | stringopts.cpp | 346 int opc = use->Opcode(); local
682 int opc = use->Opcode(); local
1061 int opc = use->Opcode(); local
[all...] |
| H A D | superword.cpp | 1830 int opc = p0->Opcode(); local
2218 int opc = n->Opcode(); local
3485 int opc = n->Opcode(); local
3531 int opc = n->Opcode(); local
3589 int opc = n->Opcode(); local
[all...] |
| H A D | vectornode.cpp | 194 bool VectorNode::implemented(int opc, uint vlen, BasicType bt) { argument
284 VectorNode* VectorNode::make(int opc, Node* n1, Node* n2, uint vlen, BasicType bt) { argument
346 VectorNode* VectorNode::make(int opc, Node* n1, Node* n2, Node* n3, uint vlen, BasicType bt) { argument
467 LoadVectorNode* LoadVectorNode::make(int opc, Node* ctl, Node* mem, argument
476 StoreVectorNode* StoreVectorNode::make(int opc, Nod argument
509 opcode(int opc, BasicType bt) argument
552 make(int opc, Node *ctrl, Node* n1, Node* n2, BasicType bt) argument
574 implemented(int opc, uint vlen, BasicType bt) argument
[all...] |
| /openjdk10/jdk/src/jdk.rmic/share/classes/sun/tools/asm/ |
| H A D | Assembler.java | 75 public void add(long where, int opc) { argument
78 public void add(long where, int opc, Object obj) { argument
82 public void add(long where, int opc, Object obj, boolean flagCondInverted) { argument
86 public void add(boolean flagNoCovered, long where, int opc, Object obj) { argument
90 public void add(long where, int opc, boolean flagNoCovered) { argument
[all...] |
| H A D | Instruction.java | 44 int opc; field in class:Instruction
57 public Instruction(long where, int opc, Object value, boolean flagCondInverted) { argument
67 public Instruction(boolean flagNoCovered, long where, int opc, Object value) { argument
77 public Instruction(long where, int opc, boolean flagNoCovered) { argument
87 Instruction(long where, int opc, Object value) argument
[all...] |