Searched defs:enb (Results 1 - 8 of 8) sorted by relevance

/freebsd-10.0-release/sys/contrib/octeon-sdk/
H A Dcvmx-fpa-defs.h412 uint64_t enb : 1; /**< Must be set to 1 AFTER writing all config registers member in struct:cvmx_fpa_ctl_status::cvmx_fpa_ctl_status_s
444 uint64_t enb : 1; /**< Must be set to 1 AFTER writing all config registers member in struct:cvmx_fpa_ctl_status::cvmx_fpa_ctl_status_cn30xx
H A Dcvmx-ipd-defs.h2740 uint64_t enb : 64; /**< Enable bits. */ member in struct:cvmx_ipd_port_qos_int_enbx::cvmx_ipd_port_qos_int_enbx_s
H A Dcvmx-npi-defs.h4284 uint64_t enb : 4; /**< Enables port level backpressure from the IPD. */ member in struct:cvmx_npi_port_bp_control::cvmx_npi_port_bp_control_s
H A Dcvmx-pci-defs.h4279 uint64_t enb : 1; /**< Enable the use of the Timeout function. */ member in struct:cvmx_pci_read_timeout::cvmx_pci_read_timeout_s
H A Dcvmx-npei-defs.h5473 uint64_t enb : 64; /**< Enables bit [63:0] of NPEI_MSI_RCV0. */ member in struct:cvmx_npei_msi_enb0::cvmx_npei_msi_enb0_s
5496 uint64_t enb : 64; /**< Enables bit [63:0] of NPEI_MSI_RCV1. */ member in struct:cvmx_npei_msi_enb1::cvmx_npei_msi_enb1_s
5519 uint64_t enb : 64; /**< Enables bit [63:0] of NPEI_MSI_RCV2. */ member in struct:cvmx_npei_msi_enb2::cvmx_npei_msi_enb2_s
5542 uint64_t enb : 64; /**< Enables bit [63:0] of NPEI_MSI_RCV3. */ member in struct:cvmx_npei_msi_enb3::cvmx_npei_msi_enb3_s
6652 uint64_t enb : 32; /**< When asserted '1' the vector bit cooresponding member in struct:cvmx_npei_pkt_instr_enb::cvmx_npei_pkt_instr_enb_s
6813 uint64_t enb : 32; /**< When asserted '1' the vector bit cooresponding member in struct:cvmx_npei_pkt_out_enb::cvmx_npei_pkt_out_enb_s
[all...]
H A Dcvmx-pcieepx-defs.h1634 uint32_t enb : 1; /**< Bar Enable member in struct:cvmx_pcieepx_cfg004_mask::cvmx_pcieepx_cfg004_mask_s
1778 uint32_t enb : 1; /**< Bar Enable member in struct:cvmx_pcieepx_cfg006_mask::cvmx_pcieepx_cfg006_mask_s
1920 uint32_t enb : 1; /**< Bar Enable member in struct:cvmx_pcieepx_cfg008_mask::cvmx_pcieepx_cfg008_mask_s
2130 uint32_t enb : 1; /**< Bar Enable NS member in struct:cvmx_pcieepx_cfg012_mask::cvmx_pcieepx_cfg012_mask_s
H A Dcvmx-sli-defs.h3638 uint64_t enb : 64; /**< Enables bit [63:0] of SLI_MSI_RCV0. */ member in struct:cvmx_sli_msi_enb0::cvmx_sli_msi_enb0_s
3664 uint64_t enb : 64; /**< Enables bit [63:0] of SLI_MSI_RCV1. */ member in struct:cvmx_sli_msi_enb1::cvmx_sli_msi_enb1_s
3690 uint64_t enb : 64; /**< Enables bit [63:0] of SLI_MSI_RCV2. */ member in struct:cvmx_sli_msi_enb2::cvmx_sli_msi_enb2_s
3716 uint64_t enb : 64; /**< Enables bit [63:0] of SLI_MSI_RCV3. */ member in struct:cvmx_sli_msi_enb3::cvmx_sli_msi_enb3_s
5292 uint64_t enb : 32; /**< When ENB<i>=1, instruction input ring i is enabled. */ member in struct:cvmx_sli_pkt_instr_enb::cvmx_sli_pkt_instr_enb_s
5509 uint64_t enb : 32; /**< When ENB<i>=1, packet output ring i is enabled. member in struct:cvmx_sli_pkt_out_enb::cvmx_sli_pkt_out_enb_s
[all...]
H A Dcvmx-endor-defs.h7722 uint32_t enb : 1; /**< abc */ member in struct:cvmx_endor_rstclk_timer_ctl::cvmx_endor_rstclk_timer_ctl_s

Completed in 329 milliseconds