Searched refs:width (Results 1 - 25 of 2286) sorted by last modified time

1234567891011>>

/linux-master/drivers/dma/
H A Dowl-dma.c121 #define BIT_FIELD(val, width, shift, newshift) \
122 ((((val) >> (shift)) & ((BIT(width)) - 1)) << (newshift))
/linux-master/net/wireless/
H A Dtrace.h140 __field(u32, width) \
153 __entry->width = (chandef)->width; \
162 __entry->width = 0; \
170 "band: %d, control freq: %u.%03u, width: %d, cf1: %u.%03u, cf2: %u, punct: 0x%x"
172 __entry->freq_offset, __entry->width, \
H A Dnl80211.c3243 chandef->width = NL80211_CHAN_WIDTH_20_NOHT;
3290 chandef->width =
3293 /* User input error for channel width doesn't match channel */
3294 if (chandef->width != ieee80211_s1g_channel_width(chandef->chan)) {
3297 "bad channel width");
3352 if ((chandef->width == NL80211_CHAN_WIDTH_5 ||
3353 chandef->width == NL80211_CHAN_WIDTH_10) &&
3413 /* Only allow dynamic channel width changes */
3808 switch (chandef->width) {
3819 if (nla_put_u32(msg, NL80211_ATTR_CHANNEL_WIDTH, chandef->width))
[all...]
/linux-master/net/mac80211/
H A Dscan.c351 chandef->width = NL80211_CHAN_WIDTH_20_NOHT;
976 /* For scanning on the S1G band, detect the channel width according to
980 local->scan_chandef.width = ieee80211_s1g_channel_width(chan);
990 local->scan_chandef.width = NL80211_CHAN_WIDTH_20_NOHT;
H A Dmlme.c171 .width = NL80211_CHAN_WIDTH_20_NOHT,
181 chandef->width = ieee80211_s1g_channel_width(channel);
222 chandef->width = NL80211_CHAN_WIDTH_20;
313 * operation information (in case that the channel width differs from
314 * the channel width reported in HT/VHT/HE).
711 if (WARN_ON(chanreq->oper.width == NL80211_CHAN_WIDTH_20_NOHT)) {
737 if (chanreq->oper.width != ap_chandef.width || ap_mode != conn->mode)
846 "AP %pM changed bandwidth, new used config is %d.%03d MHz, width %d (%d.%03d/%d MHz)\n",
848 chanreq.oper.chan->freq_offset, chanreq.oper.width,
1048 ieee80211_assoc_add_rates(struct sk_buff *skb, enum nl80211_chan_width width, struct ieee80211_supported_band *sband, struct ieee80211_mgd_assoc_data *assoc_data) argument
1220 enum nl80211_chan_width width = NL80211_CHAN_WIDTH_20; local
[all...]
H A Drate.c821 chan_width = sta->sdata->vif.bss_conf.chanreq.oper.width;
858 chan_width = sdata->vif.bss_conf.chanreq.oper.width;
H A Dmesh.c439 sdata->vif.bss_conf.chanreq.oper.width == NL80211_CHAN_WIDTH_20_NOHT ||
440 sdata->vif.bss_conf.chanreq.oper.width == NL80211_CHAN_WIDTH_5 ||
441 sdata->vif.bss_conf.chanreq.oper.width == NL80211_CHAN_WIDTH_10)
480 sdata->vif.bss_conf.chanreq.oper.width == NL80211_CHAN_WIDTH_20_NOHT ||
481 sdata->vif.bss_conf.chanreq.oper.width == NL80211_CHAN_WIDTH_5 ||
482 sdata->vif.bss_conf.chanreq.oper.width == NL80211_CHAN_WIDTH_10)
511 sdata->vif.bss_conf.chanreq.oper.width == NL80211_CHAN_WIDTH_20_NOHT ||
512 sdata->vif.bss_conf.chanreq.oper.width == NL80211_CHAN_WIDTH_5 ||
513 sdata->vif.bss_conf.chanreq.oper.width == NL80211_CHAN_WIDTH_10)
552 sdata->vif.bss_conf.chanreq.oper.width
[all...]
H A Dchan.c236 enum ieee80211_sta_rx_bandwidth width; local
245 width = ieee80211_sta_cap_rx_bw(link_sta);
247 switch (width) {
305 enum nl80211_chan_width width = NL80211_CHAN_WIDTH_20_NOHT; local
314 width = ieee80211_get_max_required_bw(link);
319 * point, so take the width from the chandef, but
322 width = max(link->conf->chanreq.oper.width,
331 width = link->conf->chanreq.oper.width;
[all...]
/linux-master/include/net/
H A Dmac80211.h211 * @IEEE80211_CHANCTX_CHANGE_WIDTH: The channel width changed
216 * @IEEE80211_CHANCTX_CHANGE_MIN_WIDTH: The min required channel width changed
6992 return conf->chandef.width == NL80211_CHAN_WIDTH_20;
6998 return conf->chandef.width == NL80211_CHAN_WIDTH_40 &&
7005 return conf->chandef.width == NL80211_CHAN_WIDTH_40 &&
7012 return conf->chandef.width == NL80211_CHAN_WIDTH_40;
7018 return (conf->chandef.width != NL80211_CHAN_WIDTH_5) &&
7019 (conf->chandef.width != NL80211_CHAN_WIDTH_10) &&
7020 (conf->chandef.width != NL80211_CHAN_WIDTH_20_NOHT);
/linux-master/drivers/net/wireless/virtual/
H A Dmac80211_hwsim.c1996 confbw = chanctx_conf->def.width;
2375 hwsim_chanwidths[conf->chandef.width],
2403 data->bw = conf->chandef.width;
2415 data->bw = conf->chandef.width;
2619 confbw = chanctx_conf->def.width;
3142 "add channel context control: %d MHz/width: %d/cfreqs:%d/%d MHz\n",
3143 ctx->def.chan->center_freq, ctx->def.width,
3152 "remove channel context control: %d MHz/width: %d/cfreqs:%d/%d MHz\n",
3153 ctx->def.chan->center_freq, ctx->def.width,
3165 "change channel context control: %d MHz/width
[all...]
/linux-master/drivers/net/wireless/intel/iwlwifi/mvm/
H A Dftm-initiator.c321 switch (peer->chandef.width) {
336 peer->chandef.width);
340 *ctrl_ch_position = (peer->chandef.width > NL80211_CHAN_WIDTH_20) ?
357 switch (peer->chandef.width) {
387 peer->chandef.width);
395 *ctrl_ch_position = (peer->chandef.width > NL80211_CHAN_WIDTH_20) ?
/linux-master/drivers/net/wireless/ath/ath11k/
H A Dmac.c938 arg.channel.mode = ath11k_phymodes[chandef->chan->band][chandef->width];
6939 "chanctx add freq %u width %d ptr %p\n",
6940 ctx->def.chan->center_freq, ctx->def.width, ctx);
6963 "chanctx remove freq %u width %d ptr %p\n",
6964 ctx->def.chan->center_freq, ctx->def.width, ctx);
7002 ath11k_phymodes[chandef->chan->band][chandef->width];
7328 "chanctx change freq %u width %d ptr %p changed %x\n",
7329 ctx->def.chan->center_freq, ctx->def.width, ctx, changed);
7447 switch (chan_def->width) {
7461 switch (chan_def->width) {
[all...]
/linux-master/drivers/net/ethernet/intel/i40e/
H A Di40e_main.c16044 char width[PCI_WIDTH_SIZE] = "Unknown"; local
16046 /* Get the negotiated link width and speed from PCI config
16064 switch (hw->bus.width) {
16066 strscpy(width, "8", PCI_WIDTH_SIZE); break;
16068 strscpy(width, "4", PCI_WIDTH_SIZE); break;
16070 strscpy(width, "2", PCI_WIDTH_SIZE); break;
16072 strscpy(width, "1", PCI_WIDTH_SIZE); break;
16078 speed, width);
16080 if (hw->bus.width < i40e_bus_width_pcie_x8 ||
/linux-master/drivers/gpu/drm/xe/
H A Dxe_gt_ccs_mode.c20 int width, cslice = 0; local
46 for (width = num_slices / num_engines; width; width--) {
/linux-master/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c1878 /* TODO use dynamic cursor width */
5232 s32 y, s32 width, s32 height,
5239 dirty_rect->width = width;
5245 plane->base.id, width, height);
5249 plane->base.id, x, y, width, height);
5405 src.width = mode->hdisplay;
5407 dst.width = stream->timing.h_addressable;
5413 if (src.width * dst.height <
5414 src.height * dst.width) {
5227 fill_dc_dirty_rect(struct drm_plane *plane, struct rect *dirty_rect, int32_t x, s32 y, s32 width, s32 height, int *i, bool ffu) argument
[all...]
/linux-master/drivers/thunderbolt/
H A Dusb4.c1518 * usb4_port_asym_set_link_width() - Set link width to asymmetric or symmetric
1520 * @width: Asymmetric width to configure
1522 * Sets USB4 port link width to @width. Can be called for widths where
1525 int usb4_port_asym_set_link_width(struct tb_port *port, enum tb_link_width width) argument
1539 switch (width) {
H A Dtb.h130 * @preferred_link_width: Router preferred link width (only set for Gen 4 links)
587 static inline const char *tb_width_name(enum tb_link_width width) argument
589 switch (width) {
997 int tb_switch_set_link_width(struct tb_switch *sw, enum tb_link_width width);
1129 bool tb_port_width_supported(struct tb_port *port, unsigned int width);
1130 int tb_port_set_link_width(struct tb_port *port, enum tb_link_width width);
1133 int tb_port_wait_for_link_width(struct tb_port *port, unsigned int width,
1333 int usb4_port_asym_set_link_width(struct tb_port *port, enum tb_link_width width);
H A Dtb.c630 enum tb_link_width width; local
633 width = downstream ? TB_LINK_WIDTH_ASYM_RX : TB_LINK_WIDTH_ASYM_TX;
635 width = downstream ? TB_LINK_WIDTH_ASYM_TX : TB_LINK_WIDTH_ASYM_RX;
637 return tb_port_width_supported(port, width);
1058 tb_sw_warn(up->sw, "failed to set link width\n");
1154 tb_sw_warn(up->sw, "failed to set link width\n");
H A Dswitch.c952 * tb_port_get_link_width() - Get current link width
955 * Returns link width. Return the link width as encoded in &enum
977 * tb_port_width_supported() - Is the given link width supported
979 * @width: Widths to check (bitmask)
981 * Can be called to any lane adapter. Checks if given @width is
984 bool tb_port_width_supported(struct tb_port *port, unsigned int width) argument
992 if (width & (TB_LINK_WIDTH_ASYM_TX | TB_LINK_WIDTH_ASYM_RX)) {
1005 * passed to @width).
1008 return widths & width;
1021 tb_port_set_link_width(struct tb_port *port, enum tb_link_width width) argument
1111 enum tb_link_width width; local
1188 tb_port_wait_for_link_width(struct tb_port *port, unsigned int width, int timeout_msec) argument
1963 unsigned int width; local
1989 unsigned int width; local
2907 unsigned int width; local
2986 tb_switch_asym_enable(struct tb_switch *sw, enum tb_link_width width) argument
3079 tb_switch_set_link_width(struct tb_switch *sw, enum tb_link_width width) argument
[all...]
/linux-master/drivers/clk/mediatek/
H A Dclk-mtk.c278 div->width = mc->divider_width;
/linux-master/tools/perf/util/
H A Dannotate.c1661 int width = symbol_conf.show_total_period ? 12 : 8; local
1667 width *= evsel->core.nr_members;
1670 printf(" %*s:\n", width, " ");
1672 printf(" %*s: %-*d %s\n", width, " ", addr_fmt_width, al->line_nr, al->line);
2650 int width = symbol_conf.show_total_period ? 12 : 8; local
2666 width *= evsel->core.nr_members;
2673 width, width, symbol_conf.show_total_period ? "Period" :
3209 bool first_line, bool current_entry, bool change_color, int width,
3313 obj__printf(obj, "%-*s", width
3208 __annotation_line__write(struct annotation_line *al, struct annotation *notes, bool first_line, bool current_entry, bool change_color, int width, void *obj, unsigned int percent_type, int (*obj__set_color)(void *obj, int color), void (*obj__set_percent_color)(void *obj, double percent, bool current), int (*obj__set_jumps_percent_color)(void *obj, int nr, bool current), void (*obj__printf)(void *obj, const char *fmt, ...), void (*obj__write_graph)(void *obj, int graph)) argument
[all...]
/linux-master/tools/perf/ui/browsers/
H A Dannotate.c102 .width = browser->width,
113 ops.width += 1;
159 int width; local
204 width = annotation__cycles_width(notes);
208 pcnt_width + 2 + notes->widths.addr + width,
214 pcnt_width + 3 + notes->widths.addr + width,
669 ui_browser__write_nstring(browser, symbol_dso, browser->width + 1);
986 browser.b.width = notes->src->max_line_len;
989 browser.b.width
[all...]
/linux-master/tools/include/uapi/drm/
H A Di915_drm.h349 int width, height; /* screen size in pixels */ member in struct:_drm_i915_sarea
2391 * set_parallel(engine_index=0, width=2, num_siblings=1,
2399 * set_parallel(engine_index=0, width=2, num_siblings=2,
2418 * set_parallel(engine_index=0, width=2, num_siblings=2,
2437 * @width: number of contexts per parallel engine or in other words the
2440 __u16 width; member in struct:i915_context_engines_parallel_submit
2466 * length = width (i) * num_siblings (j)
2476 __u16 width; \
/linux-master/net/netfilter/
H A Dnft_set_pipapo.c780 * pipapo_lt_4b_to_8b() - Switch lookup table group width from 4 bits to 8 bits
838 * pipapo_lt_8b_to_4b() - Switch lookup table group width from 8 bits to 4 bits
929 /* Don't increase group width if the resulting lookup table size
2261 priv->width += round_up(len, sizeof(u32));
/linux-master/drivers/gpu/drm/vmwgfx/
H A Dvmwgfx_kms.c60 u32 *image, u32 width, u32 height,
72 * @width: width of the mouse cursor image
78 u32 *image, u32 width, u32 height,
82 const u32 image_size = width * height * sizeof(*image);
101 cmd->cursor.width = width;
114 * @width: width of the mouse cursor image
121 u32 *image, u32 width, u3
77 vmw_send_define_cursor_cmd(struct vmw_private *dev_priv, u32 *image, u32 width, u32 height, u32 hotspotX, u32 hotspotY) argument
119 vmw_cursor_update_image(struct vmw_private *dev_priv, struct vmw_plane_state *vps, u32 *image, u32 width, u32 height, u32 hotspotX, u32 hotspotY) argument
149 vmw_cursor_update_mob(struct vmw_private *dev_priv, struct vmw_plane_state *vps, u32 *image, u32 width, u32 height, u32 hotspotX, u32 hotspotY) argument
1565 vmw_kms_srf_ok(struct vmw_private *dev_priv, uint32_t width, uint32_t height) argument
2138 vmw_kms_write_svga(struct vmw_private *vmw_priv, unsigned width, unsigned height, unsigned pitch, unsigned bpp, unsigned depth) argument
[all...]

Completed in 437 milliseconds

1234567891011>>