Searched refs:val (Results 1 - 25 of 467) sorted by last modified time

1234567891011>>

/haiku/src/tests/add-ons/accelerants/intel_extreme/
H A Dintel_reg.cpp123 const char* val = programArgs[0]; local
124 if (val[0] == '0' && (val[1] == 'x' || val[1] == 'X'))
125 value = strtol(val + 2, (char **)NULL, 16);
127 value = strtol(val, (char **)NULL, 10);
/haiku/src/kits/interface/
H A DColumnTypes.cpp141 BStringField::SetString(const char* val) argument
143 fString = val;
171 BStringField::SetClippedString(const char* val) argument
173 fClippedString = val;
/haiku/src/add-ons/kernel/drivers/audio/cmedia/
H A Dpcm.c413 uchar val = 0; local
415 val |= 0x01; /* stereo */
418 val |= 0x02; /* 16 bits */
420 set_direct(port->card, 0x08, (val<<2)|val, 0x0f); /* MCE -- may take time to take effect */
H A Dmixer.c145 uchar val; local
149 val = get_indirect(card, the_mixers[ix].port);
155 if (!(val & 0x01)) {
159 else if (val & the_mixers[ix].mutemask) {
162 val &= the_mixers[ix].mask;
163 val >>= the_mixers[ix].leftshift;
164 lev->value = ((float)val)*the_mixers[ix].div+the_mixers[ix].sub;
H A Dcm.c90 PCI_IO_WR (int offset, uint8 val) argument
92 (*pci->write_io_8) (offset, val);
H A Dcm_private.h184 extern void PCI_IO_WR(int offset, uint8 val);
/haiku/src/system/kernel/fs/
H A Dvfs.cpp3184 ulong val = parse_expression(argv[1]); local
3185 uint32 id = val;
3193 mount = (fs_mount*)val;
/haiku/src/add-ons/kernel/bus_managers/acpi/
H A DBusManager.cpp841 read_bit_register(uint32 regid, uint32 *val) argument
843 return AcpiReadBitRegister(regid, (UINT32 *)val);
848 write_bit_register(uint32 regid, uint32 val) argument
850 return AcpiWriteBitRegister(regid, val);
/haiku/headers/private/kernel/arch/arm64/
H A Darch_cpu.h74 #define CPU_IMPL_TO_MIDR(val) (((val) & 0xff) << 24)
75 #define CPU_PART_TO_MIDR(val) (((val) & 0xfff) << 4)
76 #define CPU_VAR_TO_MIDR(val) (((val) & 0xf) << 20)
77 #define CPU_REV_TO_MIDR(val) (((val) & 0xf) << 0)
/haiku/src/system/kernel/platform/atari_m68k/
H A Dplatform.cpp157 virtual void WriteRTCReg(uint8 reg, uint8 val);
214 uint8 val = in8(reg); local
215 if (val & bit == 0) {
216 val |= bit;
217 out8(val, reg);
228 uint8 val = in8(reg); local
229 if (val & bit) {
230 val &= ~bit;
231 out8(val, reg);
242 uint8 val local
614 WriteRTCReg(uint8 reg, uint8 val) argument
[all...]
/haiku/src/system/kernel/arch/riscv64/
H A Darch_int.cpp48 WriteModeSet(uint32_t val) argument
53 if (((1LL << i) & val) != 0) {
63 WriteExt(uint64_t val) argument
65 switch (val) {
70 default: dprintf("%" B_PRId64, val);
76 WriteSstatus(uint64_t val) argument
78 SstatusReg status{.val = val};
94 WriteInterrupt(uint64_t val) argument
96 switch (val) {
112 WriteInterruptSet(uint64_t val) argument
190 uint64 val; local
[all...]
/haiku/src/system/kernel/arch/arm/
H A Dsoc_pxa.cpp79 uint32 val = timeout & UINT_MAX; local
86 val = US2S(timeout) & UINT_MAX;
90 val = US2MS(timeout) & UINT_MAX;
95 dprintf("arch_timer_set_hardware_timer(val=%" B_PRIu32 ", res=%" B_PRIu32 ")\n", val, res);
98 fRegBase[PXA_OSMR4] = val;
/haiku/src/add-ons/kernel/busses/pci/designware/
H A DDWPCIController.h52 uint32 val; member in union:PciAddress
63 uint32 val; member in union:PciAddressEcam
H A DDWPCIController.cpp25 } val{.in = *(vuint32*)adr}; union
26 return val.out[ofs];
38 } val{.in = *(vuint32*)adr}; union
39 return val.out[ofs];
51 } val{.in = *(vuint32*)adr}; union
52 val.out[ofs] = (uint8)value;
53 *(vuint32*)adr = val.in;
65 } val{.in = *(vuint32*)adr}; union
66 val.out[ofs] = (uint16)value;
67 *(vuint32*)adr = val
[all...]
/haiku/src/libs/compat/freebsd_network/
H A Dpci.cpp337 uint16_t val; local
341 val = pci_read_config(dev, cap + PCIR_EXPRESS_DEVICE_CTL, 2);
342 val &= PCIM_EXP_CTL_MAX_READ_REQUEST;
343 val >>= 12;
344 return (1 << (val + 7));
352 uint16_t val; local
361 val = pci_read_config(dev, cap + PCIR_EXPRESS_DEVICE_CTL, 2);
362 val &= ~PCIM_EXP_CTL_MAX_READ_REQUEST;
363 val |= (fls(size) - 8) << 12;
364 pci_write_config(dev, cap + PCIR_EXPRESS_DEVICE_CTL, val,
[all...]
/haiku/src/add-ons/kernel/drivers/network/wlan/idualwifi7260/dev/pci/
H A Dif_iwm.c1074 iwm_write_prph_unlocked(struct iwm_softc *sc, uint32_t addr, uint32_t val) argument
1079 IWM_WRITE(sc, IWM_HBUS_TARG_PRPH_WDAT, val);
1083 iwm_write_prph(struct iwm_softc *sc, uint32_t addr, uint32_t val) argument
1086 iwm_write_prph_unlocked(sc, addr, val);
1090 iwm_write_prph64(struct iwm_softc *sc, uint64_t addr, uint64_t val) argument
1092 iwm_write_prph(sc, (uint32_t)addr, val & 0xffffffff);
1093 iwm_write_prph(sc, (uint32_t)addr + 4, val >> 32);
1123 uint32_t val = vals ? vals[offs] : 0; local
1124 IWM_WRITE(sc, IWM_HBUS_TARG_MEM_WDAT, val);
1134 iwm_write_mem32(struct iwm_softc *sc, uint32_t addr, uint32_t val) argument
1204 uint32_t val; local
2165 uint32_t mask, val, reg_val = 0; local
4214 uint32_t val, last_read_idx = 0; local
4632 uint32_t val; local
6565 uint16_t val; local
6590 uint16_t val; local
[all...]
/haiku/src/add-ons/kernel/drivers/network/wlan/iaxwifi200/dev/pci/
H A Dif_iwx.c837 uint32_t addr, val; local
841 val = le32toh(dest_v1->reg_ops[i].val);
844 DPRINTF(("%s: op=%u addr=%u val=%u\n", __func__, op, addr, val));
847 IWX_WRITE(sc, addr, val);
850 IWX_SETBITS(sc, addr, (1 << val));
853 IWX_CLRBITS(sc, addr, (1 << val));
856 iwx_write_prph(sc, addr, val);
859 err = iwx_set_bits_prph(sc, addr, (1 << val));
1658 iwx_write_prph_unlocked(struct iwx_softc *sc, uint32_t addr, uint32_t val) argument
1667 iwx_write_prph(struct iwx_softc *sc, uint32_t addr, uint32_t val) argument
1674 iwx_write_prph64(struct iwx_softc *sc, uint64_t addr, uint64_t val) argument
1693 iwx_write_umac_prph_unlocked(struct iwx_softc *sc, uint32_t addr, uint32_t val) argument
1699 iwx_write_umac_prph(struct iwx_softc *sc, uint32_t addr, uint32_t val) argument
1731 uint32_t val = vals ? vals[offs] : 0; local
1742 iwx_write_mem32(struct iwx_softc *sc, uint32_t addr, uint32_t val) argument
1811 uint32_t val; local
2740 uint32_t mask, val, reg_val = 0; local
[all...]
H A Dif_iwxreg.h2452 * @val: value
2458 uint32_t val; member in struct:iwx_fw_dbg_reg_op
7891 #define IWX_WRITE(sc, reg, val) \
7892 bus_space_write_4((sc)->sc_st, (sc)->sc_sh, (reg), (val))
7894 #define IWX_WRITE_1(sc, reg, val) \
7895 bus_space_write_1((sc)->sc_st, (sc)->sc_sh, (reg), (val))
/haiku/src/add-ons/kernel/drivers/audio/hda/
H A Dhda_controller.cpp1000 uint32 val = stream->id << 4; local
1002 val |= channelNum;
1004 val = 0;
1006 VID_SET_CONVERTER_STREAM_CHANNEL, val);
/haiku/src/kits/tracker/
H A DUtilities.cpp1241 int64 val; local
1247 val = strtoll(buffer, &end, 10);
1248 val *= kKBSize;
1250 val = strtoll(buffer, &end, 10);
1251 val *= kMBSize;
1253 val = strtoll(buffer, &end, 10);
1254 val *= kGBSize;
1256 val = strtoll(buffer, &end, 10);
1257 val *= kGBSize;
1260 val
[all...]
/haiku/src/bin/network/traceroute/
H A Dtraceroute.c2033 register int val; local
2038 val = (int)strtol(cp, &ep, 16);
2040 val = (int)strtol(str, &ep, 10);
2046 if (val < mi && mi >= 0) {
2055 if (val > ma && ma >= 0) {
2059 return (val);
/haiku/src/add-ons/kernel/busses/pci/ecam/
H A DECAMPCIController.h53 uint32 val; member in union:PciAddress
64 uint32 val; member in union:PciAddressEcam
H A DECAMPCIController.cpp26 } val{.in = *(vuint32*)adr}; union
27 return val.out[ofs];
39 } val{.in = *(vuint32*)adr}; union
40 return val.out[ofs];
52 } val{.in = *(vuint32*)adr}; union
53 val.out[ofs] = (uint8)value;
54 *(vuint32*)adr = val.in;
66 } val{.in = *(vuint32*)adr}; union
67 val.out[ofs] = (uint16)value;
68 *(vuint32*)adr = val
[all...]
/haiku/src/system/boot/platform/efi/arch/riscv64/
H A Darch_mmu.cpp123 pte[i].val & 0xff,
134 SatpReg satpReg{.val = satp};
168 pte->val = newPte.val;
191 newPte.val |= flags;
193 pte->val = newPte.val;
255 pte->val = newPte.val;
267 }.val;
[all...]
/haiku/headers/os/drivers/
H A DACPI.h298 status_t (*read_bit_register)(uint32 regid, uint32 *val);
299 status_t (*write_bit_register)(uint32 regid, uint32 val);

Completed in 269 milliseconds

1234567891011>>