Searched refs:BANK_SELECT (Results 1 - 25 of 36) sorted by path

12

/linux-master/drivers/gpu/drm/radeon/
H A Dcikd.h504 #define BANK_SELECT(x) ((x) << 0) macro
H A Devergreend.h1159 #define BANK_SELECT(x) ((x) << 0) macro
H A Dnid.h121 #define BANK_SELECT(x) ((x) << 0) macro
H A Drv770d.h651 #define BANK_SELECT(x) ((x) << 0) macro
H A Dsid.h386 #define BANK_SELECT(x) ((x) << 0) macro
/linux-master/drivers/net/ethernet/smsc/
H A Dsmc9194.h46 . are accessed by writing a number into the BANK_SELECT register
60 #define BANK_SELECT 14 macro
204 #define SMC_SELECT_BANK(x) { outw( x, ioaddr + BANK_SELECT ); }
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dgfxhub_v11_5_0.c238 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
242 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v1_0.c197 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
201 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v1_2.c246 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
250 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v2_0.c234 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
238 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v2_1.c240 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
244 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v3_0.c235 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
239 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dgfxhub_v3_0_3.c240 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);
244 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);
H A Dgmc_v7_0.c640 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field);
H A Dgmc_v8_0.c855 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field);
H A Dmmhub_v1_0.c183 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
187 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v1_7.c201 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
205 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v1_8.c251 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);
255 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v2_0.c305 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
309 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v2_3.c229 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
233 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v3_0.c261 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
265 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v3_0_1.c254 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
258 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v3_0_2.c253 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
257 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v3_3.c246 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
250 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
H A Dmmhub_v9_4.c235 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 12);
239 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 9);

Completed in 611 milliseconds

12