Searched refs:wptr_offset (Results 1 - 9 of 9) sorted by relevance
| /linux-master/drivers/gpu/drm/amd/display/dmub/ |
| H A D | dmub_srv.h | 383 void (*set_inbox1_wptr)(struct dmub_srv *dmub, uint32_t wptr_offset);
401 void (*emul_set_inbox1_wptr)(struct dmub_srv *dmub, uint32_t wptr_offset);
|
| /linux-master/drivers/gpu/drm/amd/display/dmub/src/ |
| H A D | dmub_dcn20.c | 296 void dmub_dcn20_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset) argument
298 REG_WRITE(DMCUB_INBOX1_WPTR, wptr_offset);
|
| H A D | dmub_dcn31.c | 256 void dmub_dcn31_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset) argument
258 REG_WRITE(DMCUB_INBOX1_WPTR, wptr_offset);
|
| H A D | dmub_dcn20.h | 210 void dmub_dcn20_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset);
|
| H A D | dmub_dcn31.h | 212 void dmub_dcn31_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset);
|
| H A D | dmub_dcn32.h | 219 void dmub_dcn32_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset);
|
| H A D | dmub_dcn32.c | 285 void dmub_dcn32_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset) argument
287 REG_WRITE(DMCUB_INBOX1_WPTR, wptr_offset);
|
| H A D | dmub_dcn35.c | 307 void dmub_dcn35_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset) argument
309 REG_WRITE(DMCUB_INBOX1_WPTR, wptr_offset);
|
| H A D | dmub_dcn35.h | 232 void dmub_dcn35_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset);
|
Completed in 281 milliseconds