Searched refs:smc_addr (Results 1 - 3 of 3) sorted by relevance
/linux-master/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
H A D | smu7_smumgr.h | 69 int smu7_read_smc_sram_dword(struct pp_hwmgr *hwmgr, uint32_t smc_addr, 71 int smu7_write_smc_sram_dword(struct pp_hwmgr *hwmgr, uint32_t smc_addr,
|
H A D | smu7_smumgr.c | 38 static int smu7_set_smc_sram_address(struct pp_hwmgr *hwmgr, uint32_t smc_addr, uint32_t limit) argument 40 PP_ASSERT_WITH_CODE((0 == (3 & smc_addr)), "SMC address must be 4 byte aligned.", return -EINVAL); 41 PP_ASSERT_WITH_CODE((limit > (smc_addr + 3)), "SMC addr is beyond the SMC RAM area.", return -EINVAL); 43 cgs_write_register(hwmgr->device, mmSMC_IND_INDEX_11, smc_addr); 265 int smu7_read_smc_sram_dword(struct pp_hwmgr *hwmgr, uint32_t smc_addr, uint32_t *value, uint32_t limit) argument 269 result = smu7_set_smc_sram_address(hwmgr, smc_addr, limit); 276 int smu7_write_smc_sram_dword(struct pp_hwmgr *hwmgr, uint32_t smc_addr, uint32_t value, uint32_t limit) argument 280 result = smu7_set_smc_sram_address(hwmgr, smc_addr, limit);
|
H A D | ci_smumgr.c | 95 uint32_t smc_addr, uint32_t limit) 97 if ((0 != (3 & smc_addr)) 98 || ((smc_addr + 3) >= limit)) { 99 pr_err("smc_addr invalid \n"); 103 cgs_write_register(hwmgr->device, mmSMC_IND_INDEX_0, smc_addr); 194 static int ci_read_smc_sram_dword(struct pp_hwmgr *hwmgr, uint32_t smc_addr, argument 199 result = ci_set_smc_sram_address(hwmgr, smc_addr, limit); 94 ci_set_smc_sram_address(struct pp_hwmgr *hwmgr, uint32_t smc_addr, uint32_t limit) argument
|
Completed in 291 milliseconds