Searched refs:rbo (Results 1 - 14 of 14) sorted by relevance

/linux-master/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_wb.c89 struct amdgpu_bo *rbo; local
100 rbo = gem_to_amdgpu_bo(obj);
101 adev = amdgpu_ttm_adev(rbo->tbo.bdev);
103 r = amdgpu_bo_reserve(rbo, true);
109 r = dma_resv_reserve_fences(rbo->tbo.base.resv, 1);
115 domain = amdgpu_display_supported_domains(adev, rbo->flags);
117 r = amdgpu_bo_pin(rbo, domain);
124 r = amdgpu_ttm_alloc_gart(&rbo->tbo);
126 DRM_ERROR("%p bind failed\n", rbo);
130 amdgpu_bo_unreserve(rbo);
149 struct amdgpu_bo *rbo; local
[all...]
H A Damdgpu_dm_plane.c846 struct amdgpu_bo *rbo; local
858 rbo = gem_to_amdgpu_bo(obj);
859 adev = amdgpu_ttm_adev(rbo->tbo.bdev);
861 r = amdgpu_bo_reserve(rbo, true);
867 r = dma_resv_reserve_fences(rbo->tbo.base.resv, 1);
874 domain = amdgpu_display_supported_domains(adev, rbo->flags);
878 r = amdgpu_bo_pin(rbo, domain);
885 r = amdgpu_ttm_alloc_gart(&rbo->tbo);
887 DRM_ERROR("%p bind failed\n", rbo);
895 amdgpu_bo_unreserve(rbo);
939 struct amdgpu_bo *rbo; local
[all...]
/linux-master/drivers/gpu/drm/radeon/
H A Dradeon_object.c76 void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain) argument
80 rbo->placement.placement = rbo->placements;
85 if ((rbo->flags & RADEON_GEM_NO_CPU_ACCESS) &&
86 rbo->rdev->mc.visible_vram_size < rbo->rdev->mc.real_vram_size) {
87 rbo->placements[c].fpfn =
88 rbo->rdev->mc.visible_vram_size >> PAGE_SHIFT;
89 rbo->placements[c].mem_type = TTM_PL_VRAM;
90 rbo
712 struct radeon_bo *rbo; local
726 struct radeon_bo *rbo; local
[all...]
H A Dradeon_fbdev.c43 struct radeon_bo *rbo = gem_to_radeon_bo(gobj); local
46 ret = radeon_bo_reserve(rbo, false);
48 radeon_bo_kunmap(rbo);
49 radeon_bo_unpin(rbo);
50 radeon_bo_unreserve(rbo);
62 struct radeon_bo *rbo = NULL; local
88 rbo = gem_to_radeon_bo(gobj);
107 ret = radeon_bo_set_tiling_flags(rbo,
114 ret = radeon_bo_reserve(rbo, false);
118 ret = radeon_bo_pin_restricted(rbo, RADEON_GEM_DOMAIN_VRA
212 struct radeon_bo *rbo; local
[all...]
H A Dradeon_gem.c200 struct radeon_bo *rbo = gem_to_radeon_bo(obj); local
201 struct radeon_device *rdev = rbo->rdev;
212 r = radeon_bo_reserve(rbo, false);
217 bo_va = radeon_vm_bo_find(vm, rbo);
219 bo_va = radeon_vm_bo_add(rdev, vm, rbo);
223 radeon_bo_unreserve(rbo);
231 struct radeon_bo *rbo = gem_to_radeon_bo(obj); local
232 struct radeon_device *rdev = rbo->rdev;
243 r = radeon_bo_reserve(rbo, true);
249 bo_va = radeon_vm_bo_find(vm, rbo);
580 struct radeon_bo *rbo; local
667 struct radeon_bo *rbo; local
865 struct radeon_bo *rbo; local
[all...]
H A Dradeon_ttm.c91 struct radeon_bo *rbo; local
98 rbo = container_of(bo, struct radeon_bo, tbo);
101 if (rbo->rdev->ring[radeon_copy_ring_index(rbo->rdev)].ready == false)
102 radeon_ttm_placement_from_domain(rbo, RADEON_GEM_DOMAIN_CPU);
103 else if (rbo->rdev->mc.visible_vram_size < rbo->rdev->mc.real_vram_size &&
104 bo->resource->start < (rbo->rdev->mc.visible_vram_size >> PAGE_SHIFT)) {
105 unsigned fpfn = rbo->rdev->mc.visible_vram_size >> PAGE_SHIFT;
113 radeon_ttm_placement_from_domain(rbo, RADEON_GEM_DOMAIN_VRA
485 struct radeon_bo *rbo; local
[all...]
H A Dradeon_legacy_crtc.c382 struct radeon_bo *rbo; local
425 rbo = gem_to_radeon_bo(obj);
427 r = radeon_bo_reserve(rbo, false);
431 r = radeon_bo_pin_restricted(rbo, RADEON_GEM_DOMAIN_VRAM, 1 << 27,
434 radeon_bo_unreserve(rbo);
454 nsize = radeon_bo_size(rbo);
464 radeon_bo_get_tiling_flags(rbo, &tiling_flags, NULL);
465 radeon_bo_unreserve(rbo);
559 rbo = gem_to_radeon_bo(fb->obj[0]);
560 r = radeon_bo_reserve(rbo, fals
1093 struct radeon_bo *rbo; local
[all...]
H A Datombios_crtc.c1143 struct radeon_bo *rbo; local
1167 rbo = gem_to_radeon_bo(obj);
1168 r = radeon_bo_reserve(rbo, false);
1173 fb_location = radeon_bo_gpu_offset(rbo);
1175 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &fb_location);
1177 radeon_bo_unreserve(rbo);
1182 radeon_bo_get_tiling_flags(rbo, &tiling_flags, NULL);
1183 radeon_bo_unreserve(rbo);
1441 rbo = gem_to_radeon_bo(fb->obj[0]);
1442 r = radeon_bo_reserve(rbo, fals
1463 struct radeon_bo *rbo; local
2155 struct radeon_bo *rbo; local
[all...]
H A Dradeon_uvd.c304 void radeon_uvd_force_into_uvd_segment(struct radeon_bo *rbo, argument
309 for (i = 0; i < rbo->placement.num_placement; ++i) {
310 rbo->placements[i].fpfn = 0 >> PAGE_SHIFT;
311 rbo->placements[i].lpfn = (256 * 1024 * 1024) >> PAGE_SHIFT;
319 if (rbo->placement.num_placement > 1)
323 rbo->placements[1] = rbo->placements[0];
324 rbo->placements[1].fpfn += (256 * 1024 * 1024) >> PAGE_SHIFT;
325 rbo->placements[1].lpfn += (256 * 1024 * 1024) >> PAGE_SHIFT;
326 rbo
[all...]
H A Dradeon.h1685 void radeon_uvd_force_into_uvd_segment(struct radeon_bo *rbo,
2801 extern void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain);
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_vkms.c308 struct amdgpu_bo *rbo; local
318 rbo = gem_to_amdgpu_bo(obj);
319 adev = amdgpu_ttm_adev(rbo->tbo.bdev);
321 r = amdgpu_bo_reserve(rbo, true);
327 r = dma_resv_reserve_fences(rbo->tbo.base.resv, 1);
334 domain = amdgpu_display_supported_domains(adev, rbo->flags);
338 r = amdgpu_bo_pin(rbo, domain);
345 r = amdgpu_ttm_alloc_gart(&rbo->tbo);
347 DRM_ERROR("%p bind failed\n", rbo);
351 amdgpu_bo_unreserve(rbo);
370 struct amdgpu_bo *rbo; local
[all...]
H A Damdgpu_display.c680 struct amdgpu_bo *rbo; local
685 rbo = gem_to_amdgpu_bo(obj);
686 r = amdgpu_bo_reserve(rbo, false);
695 r = amdgpu_bo_get_metadata(rbo, metadata, sizeof(metadata), &size, NULL);
696 amdgpu_bo_unreserve(rbo);
1112 struct amdgpu_bo *rbo; local
1121 rbo = gem_to_amdgpu_bo(amdgpu_fb->base.obj[0]);
1122 r = amdgpu_bo_reserve(rbo, false);
1132 amdgpu_bo_get_tiling_flags(rbo, tiling_flags);
1135 *tmz_surface = amdgpu_bo_encrypted(rbo);
[all...]
/linux-master/drivers/gpu/drm/qxl/
H A Dqxl_release.c284 struct qxl_bo **rbo)
310 if (rbo)
311 *rbo = NULL;
341 if (rbo)
342 *rbo = bo;
282 qxl_alloc_release_reserved(struct qxl_device *qdev, unsigned long size, int type, struct qxl_release **release, struct qxl_bo **rbo) argument
H A Dqxl_drv.h377 struct qxl_bo **rbo);

Completed in 203 milliseconds