Searched refs:outbox0 (Results 1 - 10 of 10) sorted by relevance

/linux-master/drivers/gpu/drm/amd/display/dmub/src/
H A Ddmub_dcn20.c332 const struct dmub_region *outbox0)
334 REG_WRITE(DMCUB_OUTBOX0_BASE_ADDRESS, outbox0->base);
336 REG_WRITE(DMCUB_OUTBOX0_SIZE, outbox0->top - outbox0->base);
331 dmub_dcn20_setup_outbox0(struct dmub_srv *dmub, const struct dmub_region *outbox0) argument
H A Ddmub_dcn31.c389 const struct dmub_region *outbox0)
391 REG_WRITE(DMCUB_OUTBOX0_BASE_ADDRESS, outbox0->base);
393 REG_WRITE(DMCUB_OUTBOX0_SIZE, outbox0->top - outbox0->base);
388 dmub_dcn31_setup_outbox0(struct dmub_srv *dmub, const struct dmub_region *outbox0) argument
H A Ddmub_dcn32.c398 const struct dmub_region *outbox0)
400 REG_WRITE(DMCUB_OUTBOX0_BASE_ADDRESS, outbox0->base);
402 REG_WRITE(DMCUB_OUTBOX0_SIZE, outbox0->top - outbox0->base);
397 dmub_dcn32_setup_outbox0(struct dmub_srv *dmub, const struct dmub_region *outbox0) argument
H A Ddmub_dcn35.c437 const struct dmub_region *outbox0)
439 REG_WRITE(DMCUB_OUTBOX0_BASE_ADDRESS, outbox0->base);
441 REG_WRITE(DMCUB_OUTBOX0_SIZE, outbox0->top - outbox0->base);
436 dmub_dcn35_setup_outbox0(struct dmub_srv *dmub, const struct dmub_region *outbox0) argument
H A Ddmub_srv.c194 //outbox0 call stacks
267 //outbox0 call stacks
308 /* outbox0 call stacks */
347 //outbox0 call stacks
578 struct dmub_region inbox1, outbox1, outbox0; local
653 outbox0.base = DMUB_REGION5_BASE + TRACE_BUFFER_ENTRY_OFFSET;
654 outbox0.top = outbox0.base + tracebuff_fb->size - TRACE_BUFFER_ENTRY_OFFSET;
674 dmub->hw_funcs.setup_outbox0(dmub, &outbox0);
H A Ddmub_dcn20.h220 const struct dmub_region *outbox0);
H A Ddmub_dcn31.h246 const struct dmub_region *outbox0);
H A Ddmub_dcn32.h249 const struct dmub_region *outbox0);
H A Ddmub_dcn35.h264 const struct dmub_region *outbox0);
/linux-master/drivers/gpu/drm/amd/display/dmub/
H A Ddmub_srv.h408 const struct dmub_region *outbox0);

Completed in 407 milliseconds