Searched refs:mmUTCL1_UTCL0_INVREQ_DISABLE (Results 1 - 3 of 3) sorted by last modified time

/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h3161 #define mmUTCL1_UTCL0_INVREQ_DISABLE 0x158a macro
[all...]
H A Dgc_10_3_0_offset.h3090 #define mmUTCL1_UTCL0_INVREQ_DISABLE 0x158a macro
[all...]
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v10_0.c5060 tmp = RREG32_SOC15(GC, 0, mmUTCL1_UTCL0_INVREQ_DISABLE);
5064 WREG32_SOC15(GC, 0, mmUTCL1_UTCL0_INVREQ_DISABLE, tmp);

Completed in 1133 milliseconds