Searched refs:mmSDMA0_GFX_RB_RPTR_ADDR_LO (Results 1 - 16 of 16) sorted by last modified time
| /linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_10_1_0_offset.h | 220 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x0089 macro
[all...] |
| H A D | gc_10_3_0_offset.h | 208 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x0089 macro
[all...] |
| /linux-master/drivers/gpu/drm/amd/amdgpu/ |
| H A D | sdma_v5_2.c | 525 WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_RPTR_ADDR_LO),
|
| H A D | sdma_v5_0.c | 718 WREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_RPTR_ADDR_LO),
|
| H A D | sdma_v4_0.c | 161 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),
1063 WREG32_SDMA(i, mmSDMA0_GFX_RB_RPTR_ADDR_LO,
|
| H A D | sdma_v3_0.c | 684 WREG32(mmSDMA0_GFX_RB_RPTR_ADDR_LO + sdma_offsets[i],
|
| H A D | sdma_v2_4.c | 443 WREG32(mmSDMA0_GFX_RB_RPTR_ADDR_LO + sdma_offsets[i],
|
| H A D | cik_sdma.c | 469 WREG32(mmSDMA0_GFX_RB_RPTR_ADDR_LO + sdma_offsets[i],
|
| /linux-master/drivers/gpu/drm/amd/include/asic_reg/sdma0/ |
| H A D | sdma0_4_2_2_offset.h | 226 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x0089 macro
|
| H A D | sdma0_4_2_offset.h | 222 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x0089 macro
|
| H A D | sdma0_4_1_offset.h | 222 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x0089 macro
|
| H A D | sdma0_4_0_offset.h | 226 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x0089 macro
|
| /linux-master/drivers/gpu/drm/amd/include/asic_reg/oss/ |
| H A D | oss_2_0_d.h | 255 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x3489 macro
|
| H A D | oss_2_4_d.h | 196 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x3489 macro
|
| H A D | oss_3_0_1_d.h | 223 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x3489 macro
|
| H A D | oss_3_0_d.h | 348 #define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x3489 macro
|
Completed in 955 milliseconds