Searched refs:mmMP1_SMN_C2PMSG_82 (Results 1 - 15 of 15) sorted by relevance

/linux-master/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dsmu9_smumgr.c154 WREG32_SOC15(MP1, 0, mmMP1_SMN_C2PMSG_82, parameter);
173 return RREG32_SOC15(MP1, 0, mmMP1_SMN_C2PMSG_82);
H A Dsmu10_smumgr.c76 return RREG32_SOC15(MP1, 0, mmMP1_SMN_C2PMSG_82);
105 WREG32_SOC15(MP1, 0, mmMP1_SMN_C2PMSG_82, parameter);
H A Dvega20_smumgr.c140 WREG32_SOC15(MP1, 0, mmMP1_SMN_C2PMSG_82, parameter);
155 return RREG32_SOC15(MP1, 0, mmMP1_SMN_C2PMSG_82);
/linux-master/drivers/gpu/drm/amd/include/asic_reg/mp/
H A Dmp_9_0_offset.h294 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
H A Dmp_10_0_offset.h282 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
H A Dmp_12_0_0_offset.h282 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
H A Dmp_11_0_8_offset.h282 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
H A Dmp_11_0_offset.h284 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
H A Dmp_11_5_0_offset.h282 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_4_ppt.c49 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
1141 smu->param_reg = SOC15_REG_OFFSET(MP1, 0, mmMP1_SMN_C2PMSG_82);
H A Dsmu_v13_0.c67 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
2437 smu->param_reg = SOC15_REG_OFFSET(MP1, 0, mmMP1_SMN_C2PMSG_82);
H A Dsmu_v13_0_0_ppt.c76 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
2856 smu->param_reg = SOC15_REG_OFFSET(MP1, 0, mmMP1_SMN_C2PMSG_82);
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu12/
H A Drenoir_ppt.c47 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
1479 smu->param_reg = SOC15_REG_OFFSET(MP1, 0, mmMP1_SMN_C2PMSG_82);
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0_0_ppt.c49 #define mmMP1_SMN_C2PMSG_82 0x0292 macro
1457 smu->param_reg = SOC15_REG_OFFSET(MP1, 0, mmMP1_SMN_C2PMSG_82);
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dsmu_v11_0.c2199 smu->param_reg = SOC15_REG_OFFSET(MP1, 0, mmMP1_SMN_C2PMSG_82);

Completed in 354 milliseconds