Searched refs:coreclk (Results 1 - 5 of 5) sorted by relevance
/linux-master/drivers/pci/controller/dwc/ |
H A D | pcie-visconti.c | 33 struct clk *coreclk; member in struct:visconti_pcie 264 pcie->coreclk = devm_clk_get(dev, "core"); 265 if (IS_ERR(pcie->coreclk)) 266 return dev_err_probe(dev, PTR_ERR(pcie->coreclk),
|
/linux-master/sound/soc/fsl/ |
H A D | fsl_esai.c | 38 * @coreclk: clock source to access register 64 struct clk *coreclk; member in struct:fsl_esai 984 esai_priv->coreclk = devm_clk_get(&pdev->dev, "core"); 985 if (IS_ERR(esai_priv->coreclk)) { 987 PTR_ERR(esai_priv->coreclk)); 988 return PTR_ERR(esai_priv->coreclk); 1132 ret = clk_prepare_enable(esai->coreclk); 1169 clk_disable_unprepare(esai->coreclk); 1186 clk_disable_unprepare(esai->coreclk);
|
H A D | fsl_spdif.c | 113 * @coreclk: core clock for register access via DMA 139 struct clk *coreclk; member in struct:fsl_spdif_priv 1596 spdif_priv->coreclk = devm_clk_get(&pdev->dev, "core"); 1597 if (IS_ERR(spdif_priv->coreclk)) { 1599 return PTR_ERR(spdif_priv->coreclk); 1688 clk_disable_unprepare(spdif_priv->coreclk); 1699 ret = clk_prepare_enable(spdif_priv->coreclk); 1738 clk_disable_unprepare(spdif_priv->coreclk);
|
/linux-master/drivers/clk/ |
H A D | clk-qoriq.c | 91 struct clk *sysclk, *coreclk; member in struct:clockgen 1181 clk = input_clock_by_name(name, "coreclk"); 1186 * This indicates a mix of legacy nodes with the new coreclk 1188 * don't use the wrong input clock just because coreclk isn't 1222 if (cg->coreclk && idx != PLATFORM_PLL) { 1223 if (IS_ERR(cg->coreclk)) 1226 input = "cg-coreclk"; 1432 clk = cg->coreclk; 1547 clockgen.coreclk = create_coreclk("cg-coreclk"); [all...] |
/linux-master/drivers/gpu/drm/i915/display/ |
H A D | intel_dpll.c | 1850 u32 coreclk, reg_val; local 1922 coreclk = vlv_dpio_read(dev_priv, phy, VLV_PLL_DW7(pipe)); 1923 coreclk = (coreclk & 0x0000ff00) | 0x01c00000; 1925 coreclk |= 0x01000000; 1926 vlv_dpio_write(dev_priv, phy, VLV_PLL_DW7(pipe), coreclk);
|
Completed in 107 milliseconds