Searched refs:cacheline_size (Results 1 - 13 of 13) sorted by relevance

/linux-master/tools/perf/util/
H A Dcacheline.h7 int __pure cacheline_size(void);
16 u64 size = cacheline_size();
27 u64 size = cacheline_size();
H A Dcacheline.c17 int cacheline_size(void) function
H A Dsort.c3445 if (sd->entry == &sort_mem_dcacheline && cacheline_size() == 0)
3491 if (!cacheline_size() && !strncasecmp(tok, "dcacheline", strlen(tok)))
/linux-master/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_topology.h99 uint32_t cacheline_size; member in struct:kfd_cache_properties
H A Dkfd_topology.c357 cache->cacheline_size);
1567 pcache->cacheline_size = pcache_info[cache_type].cache_line_size;
1636 pcache->cacheline_size = pcache_info[cache_type].cache_line_size;
H A Dkfd_crat.c1196 props->cacheline_size = cache->cache_line_size;
/linux-master/drivers/gpu/drm/i915/display/
H A Di9xx_wm.c354 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
362 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
370 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
378 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
386 .cacheline_size = I915_FIFO_LINE_SIZE,
394 .cacheline_size = I915_FIFO_LINE_SIZE,
402 .cacheline_size = I915_FIFO_LINE_SIZE,
410 .cacheline_size = I830_FIFO_LINE_SIZE,
418 .cacheline_size = I830_FIFO_LINE_SIZE,
426 .cacheline_size
[all...]
H A Dintel_display_types.h1618 u8 cacheline_size; member in struct:intel_watermark_params
/linux-master/drivers/scsi/
H A Dmyrs.h413 enum myrs_cacheline_size cacheline_size; /* Byte 7 */ member in struct:myrs_ldev_info
H A Dmyrb.h297 unsigned short cacheline_size; /* Bytes 104-105 */ member in struct:myrb_enquiry2
H A Dmyrs.c1575 if (ldev_info->cacheline_size) {
1577 put_unaligned_be16(1 << ldev_info->cacheline_size,
/linux-master/drivers/pci/
H A Dpci.c4280 u8 cacheline_size; local
4287 pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size);
4288 if (cacheline_size >= pci_cache_line_size &&
4289 (cacheline_size % pci_cache_line_size) == 0)
4295 pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size);
4296 if (cacheline_size == pci_cache_line_size)
/linux-master/drivers/net/ethernet/broadcom/
H A Dtg3.c17103 int cacheline_size; local
17109 cacheline_size = 1024;
17111 cacheline_size = (int) byte * 4;
17151 switch (cacheline_size) {
17176 switch (cacheline_size) {
17193 switch (cacheline_size) {

Completed in 485 milliseconds