Searched refs:UMC_BASE__INST1_SEG1 (Results 1 - 13 of 13) sorted by relevance

/linux-master/drivers/gpu/drm/amd/include/
H A Dnavi10_ip_offset.h779 #define UMC_BASE__INST1_SEG1 0 macro
H A Dvega20_ip_offset.h846 #define UMC_BASE__INST1_SEG1 0 macro
H A Dyellow_carp_offset.h1275 #define UMC_BASE__INST1_SEG1 0x000D4000 macro
H A Drenoir_ip_offset.h1248 #define UMC_BASE__INST1_SEG1 0x02425C00 macro
H A Dvega10_ip_offset.h1090 #define UMC_BASE__INST1_SEG1 0 macro
H A Dsienna_cichlid_ip_offset.h1047 #define UMC_BASE__INST1_SEG1 0x02425C00 macro
H A Dbeige_goby_ip_offset.h1182 #define UMC_BASE__INST1_SEG1 0x02425C00 macro
H A Dnavi12_ip_offset.h998 #define UMC_BASE__INST1_SEG1 0x02425C00 macro
H A Dnavi14_ip_offset.h998 #define UMC_BASE__INST1_SEG1 0x02425C00 macro
H A Ddimgrey_cavefish_ip_offset.h957 #define UMC_BASE__INST1_SEG1 0x02425C00 macro
H A Daldebaran_ip_offset.h1403 #define UMC_BASE__INST1_SEG1 0x000D4000 macro
H A Dvangogh_ip_offset.h1354 #define UMC_BASE__INST1_SEG1 0x02425C00 macro
H A Darct_ip_offset.h1431 #define UMC_BASE__INST1_SEG1 0x00054000 macro

Completed in 296 milliseconds