Searched refs:SDMA0_BASE__INST0_SEG1 (Results 1 - 8 of 8) sorted by relevance

/linux-master/drivers/gpu/drm/amd/include/
H A Dvega20_ip_offset.h671 #define SDMA0_BASE__INST0_SEG1 0 macro
H A Dyellow_carp_offset.h1121 #define SDMA0_BASE__INST0_SEG1 0x0000A000 macro
H A Drenoir_ip_offset.h1116 #define SDMA0_BASE__INST0_SEG1 0x0240A800 macro
H A Dvega10_ip_offset.h994 #define SDMA0_BASE__INST0_SEG1 0 macro
H A Dsienna_cichlid_ip_offset.h873 #define SDMA0_BASE__INST0_SEG1 0x0000A000 macro
H A Dbeige_goby_ip_offset.h1028 #define SDMA0_BASE__INST0_SEG1 0x0000A000 macro
H A Daldebaran_ip_offset.h1200 #define SDMA0_BASE__INST0_SEG1 0x02445400 macro
H A Darct_ip_offset.h917 #define SDMA0_BASE__INST0_SEG1 0x00012540 macro

Completed in 215 milliseconds