| /linux-master/drivers/pinctrl/renesas/ |
| H A D | pfc-r8a77980.c | 69 #define GPSR0_0 F_(DU_DR2, IP0_3_0)
198 #define IP0_3_0 FM(DU_DR2) FM(SCK4) FM(GETHER_RMII_CRS_DV) FM(A0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
319 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
461 PINMUX_IPSR_GPSR(IP0_3_0, DU_DR2),
462 PINMUX_IPSR_GPSR(IP0_3_0, SCK4),
463 PINMUX_IPSR_GPSR(IP0_3_0, GETHER_RMII_CRS_DV),
464 PINMUX_IPSR_GPSR(IP0_3_0, A0),
2694 IP0_3_0 ))
|
| H A D | pfc-r8a77970.c | 67 #define GPSR0_0 F_(DU_DR2, IP0_3_0)
164 #define IP0_3_0 FM(DU_DR2) FM(HSCK0) F_(0, 0) FM(A0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
269 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
393 PINMUX_IPSR_GPSR(IP0_3_0, DU_DR2),
394 PINMUX_IPSR_GPSR(IP0_3_0, HSCK0),
395 PINMUX_IPSR_GPSR(IP0_3_0, A0),
2240 IP0_3_0 ))
|
| H A D | pfc-r8a77995.c | 52 #define GPSR0_2 F_(IRQ0_A, IP0_3_0)
210 #define IP0_3_0 FM(IRQ0_A) FM(MSIOF2_SYNC_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
360 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
535 PINMUX_IPSR_MSEL(IP0_3_0, IRQ0_A, SEL_IRQ_0_0),
536 PINMUX_IPSR_MSEL(IP0_3_0, MSIOF2_SYNC_B, SEL_MSIOF2_1),
2681 IP0_3_0 ))
|
| H A D | pfc-r8a77990.c | 138 #define GPSR2_0 F_(QSPI0_SPCLK, IP0_3_0)
214 #define IP0_3_0 FM(QSPI0_SPCLK) FM(HSCK4_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
386 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
555 PINMUX_IPSR_GPSR(IP0_3_0, QSPI0_SPCLK),
556 PINMUX_IPSR_MSEL(IP0_3_0, HSCK4_A, SEL_HSCIF4_0),
4796 IP0_3_0 ))
|
| H A D | pfc-r8a77965.c | 140 #define GPSR2_9 F_(AVB_MDC, IP0_3_0)
259 #define IP0_3_0 FM(AVB_MDC) F_(0, 0) FM(MSIOF2_SS2_C) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
450 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
653 PINMUX_IPSR_GPSR(IP0_3_0, AVB_MDC),
654 PINMUX_IPSR_MSEL(IP0_3_0, MSIOF2_SS2_C, SEL_MSIOF2_2),
5551 IP0_3_0 ))
|
| H A D | pfc-r8a7796.c | 140 #define GPSR2_9 F_(AVB_MDC, IP0_3_0)
259 #define IP0_3_0 FM(AVB_MDC) F_(0, 0) FM(MSIOF2_SS2_C) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
450 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
653 PINMUX_IPSR_GPSR(IP0_3_0, AVB_MDC),
654 PINMUX_IPSR_MSEL(IP0_3_0, MSIOF2_SS2_C, SEL_MSIOF2_2),
5310 IP0_3_0 ))
|
| H A D | pfc-r8a77951.c | 135 #define GPSR2_9 F_(AVB_MDC, IP0_3_0)
254 #define IP0_3_0 FM(AVB_MDC) F_(0, 0) FM(MSIOF2_SS2_C) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
445 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
647 PINMUX_IPSR_GPSR(IP0_3_0, AVB_MDC),
648 PINMUX_IPSR_MSEL(IP0_3_0, MSIOF2_SS2_C, SEL_MSIOF2_2),
5355 IP0_3_0 ))
|
| H A D | pfc-r8a77470.c | 553 PINMUX_IPSR_GPSR(IP0_3_0, SD0_CLK),
554 PINMUX_IPSR_MSEL(IP0_3_0, SSI_SCK1_C, SEL_SSI1_2),
555 PINMUX_IPSR_MSEL(IP0_3_0, RX3_C, SEL_SCIF3_2),
2697 /* IP0_3_0 [4] */
|