Searched refs:DSCCLK3_DTO_PARAM (Results 1 - 5 of 5) sorted by relevance

/linux-master/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_dccg.h71 SR(DSCCLK3_DTO_PARAM),\
153 DCCG_SF(DSCCLK3_DTO_PARAM, DSCCLK3_DTO_PHASE, mask_sh),\
154 DCCG_SF(DSCCLK3_DTO_PARAM, DSCCLK3_DTO_MODULO, mask_sh),\
/linux-master/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_dccg.c384 if (REG(DSCCLK3_DTO_PARAM)) {
387 REG_UPDATE_2(DSCCLK3_DTO_PARAM,
428 if (REG(DSCCLK3_DTO_PARAM)) {
431 REG_UPDATE_2(DSCCLK3_DTO_PARAM,
/linux-master/drivers/gpu/drm/amd/display/dc/dcn35/
H A Ddcn35_dccg.h88 DCCG_SF(DSCCLK3_DTO_PARAM, DSCCLK3_DTO_PHASE, mask_sh),\
89 DCCG_SF(DSCCLK3_DTO_PARAM, DSCCLK3_DTO_MODULO, mask_sh),\
H A Ddcn35_dccg.c628 REG_UPDATE_2(DSCCLK3_DTO_PARAM,
668 REG_UPDATE_2(DSCCLK3_DTO_PARAM,
/linux-master/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_dccg.h376 uint32_t DSCCLK3_DTO_PARAM; member in struct:dccg_registers

Completed in 189 milliseconds