Searched refs:DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT (Results 1 - 11 of 11) sorted by path
/linux-master/drivers/gpu/drm/amd/include/asic_reg/gca/ |
H A D | gfx_7_2_sh_mask.h | 18372 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x10 macro
|
H A D | gfx_8_0_sh_mask.h | 20612 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT macro [all...] |
H A D | gfx_8_1_sh_mask.h | 21220 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT macro [all...] |
/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/ |
H A D | gc_10_1_0_sh_mask.h | 43634 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT macro [all...] |
H A D | gc_10_3_0_sh_mask.h | 48843 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT macro [all...] |
H A D | gc_9_0_sh_mask.h | 29256 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT macro [all...] |
H A D | gc_9_1_sh_mask.h | 30463 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT macro [all...] |
H A D | gc_9_2_1_sh_mask.h | 30732 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT macro [all...] |
H A D | gc_9_4_2_sh_mask.h | 546 #define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x10 macro [all...] |
/linux-master/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | smu7_powertune.c | 169 { ixDIDT_TD_CTRL2, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT, 0x000f, GPU_CONFIGREG_DIDT_IND }, 311 { ixDIDT_TD_CTRL2, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT, 0x000f, GPU_CONFIGREG_DIDT_IND }, 453 { ixDIDT_TD_CTRL2, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT, 0x000f, GPU_CONFIGREG_DIDT_IND }, 596 { ixDIDT_TD_CTRL2, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT, 0x000f, GPU_CONFIGREG_DIDT_IND }, 778 { ixDIDT_TD_CTRL2, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT, 0x000f, GPU_CONFIGREG_DIDT_IND },
|
H A D | vega10_powertune.c | 133 { ixDIDT_TD_CTRL2, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK, DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT, 0x00c0 },
|
Completed in 3428 milliseconds