Searched refs:D2 (Results 1 - 25 of 45) sorted by relevance

12

/linux-master/lib/842/
H A D842_decompress.c23 { D4, D2, I2, N0 },
24 { D4, I2, D2, N0 },
27 { D2, I2, D4, N0 },
28 { D2, I2, D2, I2 },
29 { D2, I2, I2, D2 },
30 { D2, I2, I2, I2 },
31 { D2, I2, I4, N0 },
32 { I2, D2, D
[all...]
H A D842_compress.c44 { I4, I2, D2, N0, 0x16 }, /* 33 */
45 { I4, D2, I2, N0, 0x15 }, /* 33 */
46 { I2, D2, I4, N0, 0x0e }, /* 33 */
47 { D2, I2, I4, N0, 0x09 }, /* 33 */
48 { I2, I2, I2, D2, 0x11 }, /* 40 */
49 { I2, I2, D2, I2, 0x10 }, /* 40 */
50 { I2, D2, I2, I2, 0x0d }, /* 40 */
51 { D2, I2, I2, I2, 0x08 }, /* 40 */
55 { I2, D2, I2, D2,
[all...]
H A D842.h27 * "Data" actions, indicated in the table by D2, D4, and D8, mean that the
119 #define D2 (OP_ACTION_DATA | OP_AMOUNT_2) macro
/linux-master/arch/s390/crypto/
H A Dchacha-s390.S453 #define D2 %v11 define
509 VAF D2,K3,T2 # K[3]+2
511 VAF D4,D2,T2 # K[3]+4
512 VAF D5,D2,T3 # K[3]+5
522 VLR T2,D2
534 VX D2,D2,A2
540 VERLLF D2,D2,16
547 VAF C2,C2,D2
[all...]
/linux-master/arch/arm/crypto/
H A Dpoly1305-armv4.pl496 my ($D0,$D1,$D2,$D3,$D4, $H0,$H1,$H2,$H3,$H4) = map("q$_",(5..14));
556 vmull.u32 $D2,$R2,${R0}[1]
562 vmlal.u32 $D2,$R1,${R1}[1]
569 vmlal.u32 $D2,$R0,${R2}[1]
575 vmlal.u32 $D2,$R4,${S3}[1]
581 vmlal.u32 $D2,$R3,${S4}[1]
646 vadd.i64 $D2,$D2,$T1 @ h1 -> h2
652 vshrn.u64 $T1#lo,$D2,#26
653 vmovn.i64 $D2#l
[all...]
/linux-master/arch/x86/crypto/
H A Dpoly1305-x86_64-cryptogams.pl419 my ($H0,$H1,$H2,$H3,$H4, $T0,$T1,$T2,$T3,$T4, $D0,$D1,$D2,$D3,$D4, $MASK) =
910 vmovdqu `16*2-64`($ctx),$D2
920 vpshufd \$0xEE,$D2,$D3
922 vpshufd \$0x44,$D2,$D2
924 vmovdqa $D2,0x20(%rsp)
926 vmovdqu `16*5-64`($ctx),$D2
935 vpshufd \$0xEE,$D2,$D4
937 vpshufd \$0x44,$D2,$D2
[all...]
/linux-master/drivers/gpu/drm/xe/
H A Dxe_step_types.h35 func(D2) \
/linux-master/drivers/gpu/drm/i915/
H A Dintel_step.h41 func(D2) \
/linux-master/arch/m68k/fpsp040/
H A Dsrem_mod.S164 movel -4(%a0),%d2 | ...(D0,D1,D2) is |X|
178 subl %d6,%d0 | ...(D0,D1,D2) is normalized
187 movel %d2,%d7 | ...a copy of D2
192 orl %d7,%d1 | ...(D0,D1,D2) normalized
197 addil #0x00003FFE,%d0 | ...(D0,D1,D2) normalized
210 |..(Carry,D1,D2) is R
226 |..At this point carry = 0, R = (D1,D2), Y = (D4,D5)
240 |..If Carry is set, then Y < (Carry,D1,D2) < 2Y. Otherwise, Carry = 0
241 |..and Y < (D1,D2) < 2Y. Either way, perform R - Y
258 |..At this point, R=(Carry,D1,D2)
[all...]
H A Ddecbin.S11 | Saves and Modifies: D2-D5
H A Dbindec.S18 | Saves and Modifies: D2-D7,A2,FP2
H A Dssin.S455 oril #0x5F000000,%d2 | ...D2 IS SIGN(INARG)*2**63 IN SGL
/linux-master/fs/jffs2/
H A Dcompr.c328 D2(list_for_each_entry(this, &jffs2_compressor_list, list) {
339 D2(struct jffs2_compressor *this);
352 D2(list_for_each_entry(this, &jffs2_compressor_list, list) {
H A Ddebug.h62 #define D2(x) x macro
64 #define D2(x) macro
H A Derase.c252 D2({
/linux-master/arch/powerpc/crypto/
H A Dsha1-powerpc-asm.S156 STEPUP20(40, D2)
/linux-master/drivers/pinctrl/aspeed/
H A Dpinctrl-aspeed-g5.c1298 #define D2 174 macro
1299 SIG_EXPR_LIST_DECL_SINGLE(D2, GPIOV6, GPIOV6, SIG_DESC_SET(SCUA0, 22));
1300 SIG_EXPR_LIST_DECL_SINGLE(D2, RMII2CRSDV, RMII2, RMII2_DESC);
1301 SIG_EXPR_LIST_DECL_SINGLE(D2, RGMII2RXD2, RGMII2);
1302 PIN_DECL_(D2, SIG_EXPR_LIST_PTR(D2, GPIOV6), SIG_EXPR_LIST_PTR(D2, RMII2CRSDV),
1303 SIG_EXPR_LIST_PTR(D2, RGMII2RXD2));
1312 FUNC_GROUP_DECL(RGMII2, B2, B1, A2, B3, D5, D4, C2, C1, C3, D1, D2, E6);
1313 FUNC_GROUP_DECL(RMII2, B2, B1, A2, B3, C2, C3, D1, D2, E
[all...]
H A Dpinctrl-aspeed-g6.c1417 #define D2 226 macro
1418 SIG_EXPR_LIST_DECL_SESG(D2, RGMII2RXCK, RGMII2, SIG_DESC_SET(SCU400, 18),
1420 SIG_EXPR_LIST_DECL_SESG(D2, RMII2RCLKI, RMII2, SIG_DESC_SET(SCU400, 18),
1422 PIN_DECL_2(D2, GPIO18C2, RGMII2RXCK, RMII2RCLKI);
1457 FUNC_GROUP_DECL(RGMII2, D4, C2, C1, D3, E4, F5, D2, E3, D1, F4, E2, E1);
1458 FUNC_GROUP_DECL(RMII2, D4, C2, C1, D3, D2, D1, F4, E2, E1);
1794 ASPEED_PINCTRL_PIN(D2),
H A Dpinctrl-aspeed-g4.c645 #define D2 81 macro
646 SIG_EXPR_LIST_DECL_SINGLE(D2, SDA5, I2C5, I2C5_DESC);
647 PIN_DECL_1(D2, GPIOK1, SDA5);
649 FUNC_GROUP_DECL(I2C5, E3, D2);
1996 ASPEED_PINCTRL_PIN(D2),
/linux-master/drivers/memory/tegra/
H A Dtegra114.c1098 TEGRA114_MC_RESET(3D2, 0x200, 0x204, 13),
H A Dtegra30.c1212 TEGRA30_MC_RESET(3D2, 0x200, 0x204, 13),
/linux-master/arch/m68k/ifpsp060/src/
H A Dfplsp.S8393 clr.l %d2 # D2 used for holding K
9487 mov.l DST_LO(%a1),%d2 # (D0,D1,D2) is |X|
9501 sub.l %d6,%d0 # (D0,D1,D2) is normalized
9510 mov.l %d2,%d7 # a copy of D2
9515 or.l %d7,%d1 # (D0,D1,D2) normalized
9520 add.l &0x00003FFE,%d0 # (D0,D1,D2) normalized
9533 #..(Carry,D1,D2) is R
9549 #..At this point carry = 0, R = (D1,D2), Y = (D4,D5)
9563 #..If Carry is set, then Y < (Carry,D1,D2) < 2Y. Otherwise, Carry = 0
9564 #..and Y < (D1,D2) <
[all...]
/linux-master/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c207 #define IP5_15_12 FM(VI1_VSYNC_N) FM(MSIOF1_SYNC) F_(0, 0) FM(D2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
581 PINMUX_IPSR_GPSR(IP5_15_12, D2),
H A Dpfc-r8a77990.c83 #define GPSR0_2 F_(D2, IP5_31_28)
263 #define IP5_31_28 FM(D2) FM(MSIOF3_RXD_A) FM(RX5_C) F_(0, 0) FM(VI5_DATA14_A) FM(DU_DR3) FM(RX4_C) F_(0, 0) FM(LCDOUT19) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
847 PINMUX_IPSR_GPSR(IP5_31_28, D2),
5114 [2] = RCAR_GP_PIN(0, 2), /* D2 */
H A Dpfc-sh7734.c725 PINMUX_IPSR_GPSR(IP1_28_26, D2),
1413 GPIO_FN(D2), GPIO_FN(SD0_DAT2_A), GPIO_FN(MMC_D2_A),

Completed in 259 milliseconds

12